System and method for processing thread groups in a SIMD...

Details System and method for processing thread groups in a SIMD... System and method for processing thread groups in a SIMD...

2005-12-02

2010-11-16

Li, Aimee J (Department: 2183)

Electrical computers and digital processing systems: processing

Instruction fetching

Of multiple instructions simultaneously

C712S010000, C712S011000

Reexamination Certificate

active

07836276

ABSTRACT:
A SIMD processor efficiently utilizes its hardware resources to achieve higher data processing throughput. The effective width of a SIMD processor is extended by clocking the instruction processing side of the SIMD processor at a fraction of the rate of the data processing side and by providing multiple execution pipelines, each with multiple data paths. As a result, higher data processing throughput is achieved while an instruction is fetched and issued once per clock. This configuration also allows a large group of threads to be clustered and executed together through the SIMD processor so that greater memory efficiency can be achieved for certain types of operations like texture memory accesses performed in connection with graphics processing.

REFERENCES:
patent: 5421028 (1995-05-01), Swanson
patent: 5579473 (1996-11-01), Schlapp et al.
patent: 5815166 (1998-09-01), Baldwin
patent: 5838988 (1998-11-01), Panwar et al.
patent: 5860018 (1999-01-01), Panwar
patent: 5890008 (1999-03-01), Panwar et al.
patent: 5948106 (1999-09-01), Hetherington et al.
patent: 5958047 (1999-09-01), Panwar et al.
patent: 5978864 (1999-11-01), Hetherington et al.
patent: 5996060 (1999-11-01), Mendelson et al.
patent: 5999727 (1999-12-01), Panwar et al.
patent: 6178481 (2001-01-01), Krueger et al.
patent: 6204856 (2001-03-01), Wood et al.
patent: 6222550 (2001-04-01), Rosman et al.
patent: 6266733 (2001-07-01), Knittel et al.
patent: 6279086 (2001-08-01), Arimilli et al.
patent: 6279100 (2001-08-01), Tremblay et al.
patent: 6288730 (2001-09-01), Duluk et al.
patent: 6397300 (2002-05-01), Arimilli et al.
patent: 6405285 (2002-06-01), Arimilli et al.
patent: 6418513 (2002-07-01), Arimilli et al.
patent: 6434667 (2002-08-01), Arimilli et al.
patent: 6446166 (2002-09-01), Arimilli et al.
patent: 6463507 (2002-10-01), Arimilli et al.
patent: 6559852 (2003-05-01), Ashburn et al.
patent: 6658447 (2003-12-01), Cota-Robles
patent: 6704925 (2004-03-01), Bugnion
patent: 6750869 (2004-06-01), Dawson
patent: 6771264 (2004-08-01), Duluk et al.
patent: 6816161 (2004-11-01), Lavelle et al.
patent: 6819325 (2004-11-01), Boyd et al.
patent: 6947047 (2005-09-01), Moy et al.
patent: 7015718 (2006-03-01), Burky et al.
patent: 7103720 (2006-09-01), Moy et al.
patent: 7139003 (2006-11-01), Kirk et al.
patent: 7185181 (2007-02-01), Parthasarathy
patent: 7237094 (2007-06-01), Curran et al.
patent: 7254697 (2007-08-01), Bishop et al.
patent: 7278011 (2007-10-01), Eisen et al.
patent: 7328438 (2008-02-01), Armstrong et al.
patent: 7447873 (2008-11-01), Nordquist
patent: 2001/0056456 (2001-12-01), Cota-Robles
patent: 2003/0097395 (2003-05-01), Petersen
patent: 2004/0194096 (2004-09-01), Armstrong et al.
patent: 2004/0207623 (2004-10-01), Isard et al.
patent: 2004/0208066 (2004-10-01), Burky et al.
patent: 2005/0108720 (2005-05-01), Cervini
patent: 2005/0122330 (2005-06-01), Boyd et al.
patent: 2006/0020772 (2006-01-01), Hussain
patent: 2006/0155966 (2006-07-01), Burky et al.
patent: 2003-35589 (2003-05-01), None
Hinton et al, The Microarchitecture of the Pentium 4 Processor, Intel Technology Journal Q1, 2001, p. 1-12.
Intel, IA-32 Architecture Software Developer's Manual, vol. 2B, p. 4-72.
Intel, IA-32 Intel Architecture Software Developer's Manual, vol. 1, pp. 11-23 through 11-25.
Lo, Jack L.; Eggers, Susan J.; Emer, Joel S.; Levy, Jenry M.; Stamm, Rebecca L.; and Tullsen, Dean M., “Converting Thread-Level Parallelism to Instruction-Level Parallelism via Simultaneous Multithreading”, ACM Transactions on Computer Systems, vol. 15, No. 3, Aug. 1997. pp. 322-354.
Tullsen, Dean M.; Eggers, Susan J.; Emer, Joel S.; Levy, Henry M.; Lo, Jack L.; and Stamm, Rebecca L., “Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor”, Proceedings of the 23rdAnnual International Symposium on Computer Architectur, May 1996. pp. 1-12.
Eggers, et al. “Simultaneous Multithreading: A Platform for Next-Generation Processors,”IEEE Micro, vol. 17, No. 5, pp. 12-19, Sep./Oct. 1997.
English abstract of JP 2003-35589 with additional translated information.
Translated Japanese Office Action dated Jun. 9, 2008 (provided as an explanation of relevance of Citation No. B1).
Sen et al., “Shadow Silhouette Maps” Jul. 2003, ACM Transactions on Graphics 22, 3, pp. 521-526.
Office Action, U.S. Appl. No. 11/458,633, mailed Oct. 1, 2009.

Affiliated with

Also associated with

Rating

System and method for processing thread groups in a SIMD... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for processing thread groups in a SIMD..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for processing thread groups in a SIMD... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4212479