Pulse or digital communications – Systems using alternating or pulsating current
Reexamination Certificate
2007-06-12
2007-06-12
Payne, David C. (Department: 2611)
Pulse or digital communications
Systems using alternating or pulsating current
C318S678000, C326S079000, C326S100000, C326S134000, C327S052000, C330S252000, C333S018000, C341S134000, C379S340000, C379S398000
Reexamination Certificate
active
10388899
ABSTRACT:
A digital communication system for transmitting and receiving Digital Visual Interface (DVI) communication data signals and Display Data Channel (DDC) communication signals over a transmission line comprises an open-loop equalizer circuit and a DDC extension circuit. The open-loop equalizer circuit is operable to receive DVI communication signals transmitted over the transmission line and output equalized DVI communication data signals. The DDC extension circuit is operable to inject a boost current at the receive end of the transmission line during a positive transition in the DDC communication signal, and clamp the receive end of the transmission line during a negative transition of the DDC communication signal.
REFERENCES:
patent: 4110685 (1978-08-01), Leenerts
patent: 4590394 (1986-05-01), Pace
patent: 4943739 (1990-07-01), Slaughter
patent: 5099366 (1992-03-01), Ahlgrim
patent: 5253249 (1993-10-01), Fitzgerald et al.
patent: 5300893 (1994-04-01), Freuler et al.
patent: 5376088 (1994-12-01), Glaros
patent: 5396191 (1995-03-01), Sone
patent: 5426389 (1995-06-01), Webster
patent: 5606284 (1997-02-01), Tamesue et al.
patent: 5644214 (1997-07-01), Lee
patent: 5761251 (1998-06-01), Wender
patent: 5917468 (1999-06-01), Han
patent: 5995168 (1999-11-01), Yagi
patent: 6114840 (2000-09-01), Farrell et al.
patent: 6204654 (2001-03-01), Miranda et al.
patent: 6304615 (2001-10-01), Webster
patent: 6489838 (2002-12-01), Tsinker
patent: 6492876 (2002-12-01), Kamal et al.
patent: 2001/0036193 (2001-11-01), Kori
patent: 2001/0052811 (2001-12-01), Kim
patent: 2003/0043897 (2003-03-01), Papanikolaou et al.
patent: 3545263 (1985-12-01), None
patent: 073400 (1982-08-01), None
patent: 90313649.7 (1991-07-01), None
patent: 0445057 (1991-09-01), None
patent: 94300490.3 (1994-08-01), None
patent: 1065850 (2001-01-01), None
patent: 2-2665808 (1990-08-01), None
Johns, David, Martin, Ken “Analog Integrated Circuit Design”, University of Toronto, John Wiley & Sons, pp. 1-3.
Gray, Paul R., Meyer, Robert G. “Analysis and Design of Analog Integrated Circuits”, John Wiley & Sons, pp. 1-3.
Skakiba, Mohammea Hossein, WP 23.3 A 2.Gb/s Adaptive Cable Equalizer, 1999 IEEE International Solid-State Circuits Conference, pp. 1-10.
Baker, Alan J., “FA 10.7: An Adaptive Cable Equalizer for Serial Digital Video Rates to 400Mb/s”, 1999 IEEE International Solid State Circuits Conference, pp. 1-2.
Maxim Integrated Products, “3.2Gbps Adaptive Qualizer”, pp. 1-10., Sunnvale California.
DDWG, Digital Display Working Group, “Digital Visual Interface DVI”, Revision 1.0, pp. 1-76, Apr. 2, 1999.
InFocus Corporation, “Digital Visual Interface DVI”, Nov. 2001, pp. 1-10.
Chang, Luke, Goodart, Joe, “Digital Visual Interface”, May 2000, Technology Brief, pp. 1-4.
Biman Aapoolcoyuz
Hudson John
Webster Stephen P.
Zamir Eliyahu D.
DSouza Adolf
Gennum Corporation
Jones Day
Payne David C.
LandOfFree
System and method for processing digital visual interface... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for processing digital visual interface..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for processing digital visual interface... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3873944