Boots – shoes – and leggings
Patent
1995-06-07
1996-08-20
Asta, Frank J.
Boots, shoes, and leggings
395420, 39542111, 395733, 395800, 3642302, 3642318, 364263, 3642656, 3649414, 3649446, 36494834, 364DIG1, 364DIG2, G06F 938
Patent
active
055487386
ABSTRACT:
A processing system and method of operation are provided. Multiple instructions are dispatched in a sequence to execution circuitry for execution. For each instruction, a determination is made in advance of execution about whether an exception is possible to result from execution of the instruction. An instruction is completed in response to determining an exception does not result from execution of the instruction and of each instruction preceding the instruction in the sequence, independent of whether the execution circuitry has finished execution of each instruction for which an exception is not possible.
REFERENCES:
patent: 5051940 (1991-09-01), Vassiliadis et al.
patent: 5077692 (1991-12-01), McMinn
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5177701 (1993-01-01), Iwasa
patent: 5193158 (1993-03-01), Kinney et al.
patent: 5193167 (1993-03-01), Sites et al.
patent: 5197135 (1993-03-01), Eickemeyer et al.
patent: 5202889 (1993-04-01), Aharon et al.
patent: 5214763 (1993-05-01), Blaner et al.
patent: 5222244 (1993-06-01), Carbine et al.
patent: 5257214 (1993-10-01), Mason et al.
patent: 5257216 (1993-10-01), Sweedler
patent: 5261066 (1993-11-01), Jouppi et al.
patent: 5268855 (1993-12-01), Mason et al.
patent: 5274818 (1993-12-01), Vasilevsky et al.
patent: 5341482 (1994-08-01), Cutler et al.
patent: 5450560 (1995-09-01), Bridges et al.
Torng et al., "Interrupt . . . Processors," IEEE Transactions on Computers, vol. 42, No. 1, Jan. 1993, pp. 122-127.
Bringmann et al., "Speculative . . . Suppression," 1993, pp. 214-223.
Smotherman et al., "Instruction . . . 88110," 1993, pp. 257-262.
Harry Dwyer III, "A Multiple, Out-Of-Order, Instruction Issuing System for Superscalar Processors," Aug. 1991, pp. 1-249.
James Smith and Andrew Pleszkun, "Implementing Precise Interrupts in Pipelined Processsors," IEE Trans. Comput., vol. 37, pp. 562-573.
IEEE Transactions on Computers, vol. 39, No. 3, Mar. 1990, "Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers" to G. S. Sohi, pp. 349-359.
Asta Frank J.
Davis, Jr. Michael A.
International Business Machines - Corporation
LandOfFree
System and method for processing an instruction in a processing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for processing an instruction in a processing , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for processing an instruction in a processing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2337544