Electric power conversion systems – Current conversion – With voltage multiplication means
Reissue Patent
1997-12-05
2002-02-19
Berhane, Adolf Deneka (Department: 2838)
Electric power conversion systems
Current conversion
With voltage multiplication means
C307S109000
Reissue Patent
active
RE037552
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to electronic circuits and systems. More specifically, the present invention relates to power dissipation in electronic circuits and systems.
2. Description of the Related Art
Power dissipation of electronic circuitry is an important design consideration for many applications. Power dissipation provides a measure of the efficiency of the system. The efficiency of the system impacts the design of the power supply for the system. That is, low efficiency leads to higher costs due to the waste of energy and the need for larger power supplies.
For battery powered systems, power dissipation limits battery life. This necessitates larger batteries which increases the cost and weight of the system while limiting the applicability thereof. As an example, consider coronary pacemakers where power dissipation is a critical concern due to the difficultly of accessing the battery for replacement and the cost and inconvenience associated with the use of larger batteries.
In addition, the dissipated energy is released in the form of heat. Accordingly, systems which exhibit considerable power dissipation often require measures such as heat sinks to protect or cool system components from the heat created by the circuit. The use of heat sinks and the like adds to the cost, size and weight of the system and thereby limits the utility of same.
For the CMOS (complementary-metal-oxide semiconductor) based system, used widely in the design of computers, digital logic circuits and the like, capacitive effects are primarily responsible for the dissipation of power. Such capacitive effects arise due to junction capacitances within semiconductor devices, interlead capacitances between lines connecting the circuit to external devices and the capacitance of a load.
In accordance with conventional teachings, power dissipation is directly related to the operating frequency (f), the capacitance (C) and the square of the voltage (V
2
) applied to the capacitive element.
In addition to the elimination of unnecessary capacitances and the reduction of the switching frequency to the lowest value that supports the functional specification of the circuit, most prior approaches to the problem have focused on reducing the voltage applied to the capacitive elements. However, in addition to costly interfacing issues, attempts to lower the voltage of digital processors and the like have been limited by the fact that the trend is to higher processing speeds which cannot be attained at arbitrarily low operating voltages.
Thus, there is an ongoing need in the art for a system and technique for minimizing the power dissipated by a digital system.
SUMMARY OF THE INVENTION
The need in the art is addressed by the present invention which, in a most general sense, provides a system and method for efficiently charging and discharging a capacitive load from a single voltage source. The inventive system includes a first switch for selectively connecting the voltage source to the load and a second switch for selectively providing a short across the load as may be common in the art. A particularly novel aspect of the invention resides in the provision of plural capacitive elements and a switching mechanism for selectively connecting each of the capacitive elements to the load whereby the load is gradually charged or discharged.
In the illustrative embodiment, the switching mechanism includes a set of switches for selectively connecting each of the capacitive elements to the capacitive load and a switch control mechanism for selectively activating the switches.
REFERENCES:
patent: 3603898 (1971-09-01), Dawson
patent: 3654537 (1972-04-01), Coffey
patent: 4082430 (1978-04-01), Schulthess et al.
patent: 4107757 (1978-08-01), Masuda et al.
patent: 4109192 (1978-08-01), Burbank et al.
patent: 4328525 (1982-05-01), Allen et al.
patent: 4594589 (1986-06-01), Ohba et al.
patent: 4605999 (1986-08-01), Bowman et al.
patent: 4707692 (1987-11-01), Higgins et al.
patent: 4802739 (1989-02-01), Iwamoto
patent: 4818981 (1989-04-01), Oki et al.
patent: 4862113 (1989-08-01), Buhler et al.
patent: 4893117 (1990-01-01), Blomley et al.
patent: 4920474 (1990-04-01), Bruning et al.
patent: 5051668 (1991-09-01), Kawaberi et al.
patent: 5063340 (1991-11-01), Kalenowsky
patent: 5095223 (1992-03-01), Thomas
patent: 5105288 (1992-04-01), Senda et al.
patent: 5107136 (1992-04-01), Stekelenburg
patent: 5126589 (1992-06-01), Renger
patent: 5150013 (1992-09-01), Bobel
patent: 5206632 (1993-04-01), Dupont et al.
patent: 5247376 (1993-09-01), Wakai et al.
patent: 5264752 (1993-11-01), Savicki
patent: 5293082 (1994-03-01), Bathaee
patent: 5339236 (1994-08-01), Tamagawa
patent: 5349366 (1994-09-01), Yamazaki et al.
patent: 5459414 (1995-10-01), Dickinson
patent: 5465054 (1995-11-01), Erhart
patent: 5473269 (1995-12-01), Dickinson
patent: 5473526 (1995-12-01), Svensson et al.
patent: 5506520 (1996-04-01), Frank et al.
patent: 5508639 (1996-04-01), Fattaruso
patent: 5510748 (1996-04-01), Erhart
patent: 5517145 (1996-05-01), Frank
patent: 5521538 (1996-05-01), Dickinson
patent: 5526319 (1996-06-01), Dennard et al.
patent: 5528256 (1996-06-01), Erhart et al.
patent: 5559463 (1996-09-01), Denker et al.
patent: 5559478 (1996-09-01), Athas et al.
patent: 5572211 (1996-11-01), Erhart et al.
patent: 5578957 (1996-11-01), Erhart et al.
patent: 5602497 (1997-02-01), Thomas
patent: 5604449 (1997-02-01), Erhart et al.
patent: 5604454 (1997-02-01), Maguire et al.
patent: 5657039 (1997-08-01), Mizukata et al.
patent: 5675263 (1997-10-01), Gabara
patent: 5694445 (1997-12-01), Hirano et al.
patent: 5734285 (1998-03-01), Harvey
patent: 5748165 (1998-05-01), Kubota et al.
patent: 5754156 (1998-05-01), Erhart et al.
patent: 5818252 (1998-10-01), Fullman et al.
patent: 5821923 (1998-10-01), Amesfoort et al.
patent: 5838203 (1998-11-01), Stamoulis et al.
patent: 5838289 (1998-11-01), Saito et al.
patent: 5841299 (1998-11-01), De
patent: 5852426 (1998-12-01), Erhart et al.
patent: 5861861 (1999-01-01), Nolan et al.
patent: 5870331 (1999-02-01), Hwang et al.
patent: 5880602 (1999-03-01), Kaminaga et al.
patent: 5881014 (1999-03-01), Ooishi
patent: 5883538 (1999-03-01), Keeth et al.
patent: 5889439 (1999-03-01), Meyer et al.
patent: 5892540 (1999-04-01), Kozlowski et al.
patent: 5896117 (1999-04-01), Moon
patent: 5900854 (1999-05-01), Itoh et al.
Ammer, J., M. Bolotski, P. Alvelda, T.F. Knight, Jr., “TP12.5: A 160×120 Pixel Liquid-Crystal-on-Silicon Microdisplay with an Adiabatic DACM,” In 1999 IEEE International Solid-States Circuits Conference of Technical Papers,pp. 212-213.
Ammer, J., M. Bolotski, P. Alvelda, T.F. Knight, Jr., “TP 12.5: A 160×120 Pixel Liquid-Crystal-on-Silicon Microdisplay with an Adiabatic DAC,”1999 ISSCC Slide Supplement,pp. 184-185, 435.
Athas, William C., “Energy-Recovery CMOS,” Chapter 5 in J. Rabaey, M. Pedram (Eds.)Low-Power Design Methodologies,Kluwer Academic Press, 1996.
Athas, W.C. and L.J. Svensson, Reversible Logic Issues in Adiabatic CMOS, IEEE Workshop on Physics and Computation, 11/17-20/94 www.isi.edu/acmos.
Athas, W.C., J. Koller and L. Svensson, An Energy-Efficient CMOS Line Driver Using Adiabatic Switching, University of Southern California, Information Sciences Institute Technical Report ACMOS-TR-2, Aug. 15, 1993, pp. 1-16.
Athas, W.C. J. Koller and L. Svensson, “An Energy-Efficient CMOS Line Driver Using Adiabatic Switching,”IEEE,1994, pp. 196-199.
Athas, W.C., L. “J.” Svensson and N. Tzartzanis, “A Resonant Signal Drive For Two-Phase, Almost-Non-Overlapping Clocks,”IEEE International Symposium on Circuits and Systems,May 1996.
Athas, W.C., N. Tzartzanis, L. Svensson, L. Peterson, H. Li, X. Jiang, P. Wang, W-C. Liu, “AC-1: A Clock-Powered Microprocessor,”IEEE Intl. Symposium on Low-Power Electronics and Design,Aug. 1997.
Athas, William C., Lars “J.” Svensson, Jeffrey G. Koller, Nestoras Tzartzanis and Eric Ying-Chin Chou, “Low-Power Digital Systems Based on Adiabatic-Switching Principles, ”IEEE Transactions on Very Large Scale Integration(VLSI)Systems, vol
Athas William C.
Koller Jeffrey G.
Svensson Lars
Berhane Adolf Deneka
Oppenheimer Wolff & Donnelly LLP
University of Southern California
LandOfFree
System and method for power-efficient charging and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for power-efficient charging and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for power-efficient charging and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2958544