Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2005-02-16
2008-11-18
Ho, Duc C (Department: 2619)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S229000, C370S468000, C370S469000, C711S108000
Reexamination Certificate
active
07453892
ABSTRACT:
A system and method for policing one or more flows of a data stream of packets associated with differing transmission protocols. The current capacity level for each flow is determined, as is the packet protocol associated with each packet. A packet parameter in the packet that is indicative of the bandwidth consumption of the packet is identified. The packet parameter is converted to a predetermined format if the packet is not associated with a predetermined packet protocol. A common bandwidth capacity test is performed to determine whether the packet is conforming or non-conforming, and is a function of the packet parameter and the current bandwidth capacity level.
REFERENCES:
patent: 5541920 (1996-07-01), Angle et al.
patent: 5566170 (1996-10-01), Bakke et al.
patent: 5598410 (1997-01-01), Stone
patent: 5600598 (1997-02-01), Skjaveland et al.
patent: 5666353 (1997-09-01), Klausmeier et al.
patent: 5764641 (1998-06-01), Lin
patent: 5812476 (1998-09-01), Segawa
patent: 5828654 (1998-10-01), Takase et al.
patent: 5896383 (1999-04-01), Wakeland
patent: 5901095 (1999-05-01), Crafts
patent: 5907511 (1999-05-01), Crafts
patent: 5923596 (1999-07-01), Wu et al.
patent: 5943481 (1999-08-01), Wakeland
patent: 5973952 (1999-10-01), Crafts
patent: 5995439 (1999-11-01), Watanabe et al.
patent: 6032190 (2000-02-01), Bremer et al.
patent: 6046979 (2000-04-01), Bauman
patent: 6046980 (2000-04-01), Packer
patent: 6047002 (2000-04-01), Hatmann et al.
patent: 6072989 (2000-06-01), Witters et al.
patent: 6136638 (2000-10-01), Lee et al.
patent: 6141686 (2000-10-01), Jackowski et al.
patent: 6166403 (2000-12-01), Castagnetti et al.
patent: 6167445 (2000-12-01), Gai et al.
patent: 6175568 (2001-01-01), Awdeh
patent: 6259699 (2001-07-01), Opalka et al.
patent: 6333917 (2001-12-01), Lyon et al.
patent: 6335935 (2002-01-01), Kadambi et al.
patent: 6477670 (2002-11-01), Ahmaduanel
patent: 6538989 (2003-03-01), Carter et al.
patent: 6594268 (2003-07-01), Aukia et al.
patent: 6618356 (2003-09-01), Bonaventure
patent: 6651101 (2003-11-01), Gai et al.
patent: 6757249 (2004-06-01), Kerjriwal et al.
patent: 6760774 (2004-07-01), Soumiya et al.
patent: 6795470 (2004-09-01), Spilios
patent: 6826147 (2004-11-01), Nandy et al.
patent: 7298738 (2007-11-01), Parruck et al.
patent: 2001/0007560 (2001-07-01), Masuda et al.
patent: 2002/0080780 (2002-06-01), McCormick et al.
patent: 2002/0097677 (2002-07-01), Hoari et al.
patent: 2002/0116527 (2002-08-01), Chen et al.
patent: 2002/0136230 (2002-09-01), Dell et al.
patent: 2003/0112756 (2003-06-01), Le Gouriellec et al.
patent: 2003/0118029 (2003-06-01), Maher, III et al.
“EZCHIP Technologies Completes Filing Patent Applications For Its 10/40G Network Processor Core Technology,” http://www.exchip.com/html/press—000918.html, printed Jan. 22, 2001, pp. 1-3.
“7-Layer Packet Processing: A Performance Analysis, White Paper,” EZchip, http://www.ezchip.com/html/tech—7layers.html, Retrieved Jan. 22, 2001, pp. 1-8.
“Network Process Designs for Next-Generation Networking Equipment, White Paper,” Ezchip, http://www.ezchip.com/html/tech—nsppaper.html, Retrieved Jan. 22, 2001, pp. 1-8.
“Gilder Technology Report,” Ezchip, Sep. 2000, http://www.ezchip.com/html/gilder.html, Retrieved Jan. 22, 2001, pp. 1-2.
“Frame Based ATM Over SONET/SDH Transport(FAST),” The ATM Forum, Technical Committee, fb-fbatm-0151.000, Jul. 2000, 37 pgs.
“A Single Rate Three Color Marker,” Heinanen et al., University of Pennsylavania, Sep. 1999, pp. 1-6.
“A Two Rate Three Color Marker,” Heinanen et al., University of Pennsylvania, Sep. 1999, pp. 1-5.
“Putting Round Tables in Silicone,” IEEE Network, vol. 6, No. 1, Jan. 1992, 11 pgs.
William Wong, “Network Processors Take the High Road . . . And the Low Road,” Electronic Design, Jul. 10, 2000, http://www.planetee.com/plantee/servlet/display-document?ArticleID==6798, Retrieved Jun. 15, 2001, 3 pgs.
“Network Processors Take the High Road . . . And the Low Road,” Electronic Design, Jul. 10, 2000, http://www.plan-etee.com/plantee/servlet/displaydocument?Article ID==6799, Retrieved Jun. 15, 2001, 2 pages.
“Network Processors Take the High Road . . . And The Low Road,” Electronic Design—Jul. 10, 2000, http://www.plan-etee.com/planetee/servlet/DisplayDocument?ArticleID==6800, Retrieved Mar. 7, 2002, 3 pages.
“Network Processors Take the High Road . . . And The Low Road,” Electronic Design Jul. 10, 2000, http://www.plan-etee.com/planetee/servlet/DisplayDocument?ArticleID==6802, Retrieved Jun. 15, 2001, 1 page.
“Network Processors Take the High Road . . . And The Low Road,” Electronic Design Jul. 10, 2000, http://www.plan-etee.com/planetee/servlet/DisplayDocument?ArticleID==6804, Retrieved Jun. 15, 2001, 1 page.
“Network Processors Take the High Road . . . And The Low Road,” Electronic Design Jul. 10, 2000, http://www.plan-etee.com/planetee/servlet/DisplayDocument?ArticleID==6806. Retrieved Jun. 15, 2001, 1 page.
“Network Processors Take the High Road . . . And The Low Road,” Electronic Design Jul. 10, 2000, http://www.plan-etee.com/planetee/servlet/DisplayDocument?ArticleID==6808, Retrieved Jun. 15, 2001, 1 page.
Bossardt et al., “ABR Architecture and Simulation for an Input-Buffered and Per-VC-Queued ATM Switch,” Department of Electrical and Computer Engineering, University of Illinois, 6 pgs.
David Husak, “Network Processors: A Definition and Comparison,” C-PORT, A Motorola Company, Date Unknown, 8 pgs.
“Products,” Applications, C-PORT, A Motorola Company, http://www.cportcorp.com/products/applications.htm, Retrieved Jan. 23, 2001, 3 pgs.
Husak et al., “Network Processor Programming Models: The Key to Achieving Faster Time-to-Market and Extending Product Life,” C-PORT, A Motorola Company, May 4, 2000, 8 pgs.
“C-5™ Digital Communications Processor,” Product Brief, C-PORT, A Motorola Company, Date Unknown, 8 pgs.
Buskirk Glenn A.
Santiago Rodolfo A.
Ho Duc C
Patterson Thuente Skaar & Christensen P.A.
SLT Logic LLC
LandOfFree
System and method for policing multiple data flows and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for policing multiple data flows and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for policing multiple data flows and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4043889