Oscillators – Automatic frequency stabilization using a phase or frequency... – Particular error voltage control
Reexamination Certificate
2007-02-27
2007-02-27
Mis, David (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
Particular error voltage control
C331S025000, C327S157000
Reexamination Certificate
active
11136817
ABSTRACT:
Phased-lock loop (PLL) system and method for compensating current leakage where current leakage may include gate-leak current attributable to a gate capacitor. In particular, providing a compensation current to an input node of a voltage-controlled oscillator (VCO) to substantially compensate current leakage and therefore reduce PLL jitter. The PLL circuit includes a compensation charge pump which receives input from a counter and in turn provides a counter-value-proportional compensation current. The counter value increments and decrements according to up and down inputs from a phase frequency detector. The counter value is fixed when the PLL circuit is locked. The PLL circuit is driven to lock by the compensation charge pump, with or without the aid of another charge pump. While the PLL is locked, the compensation charge pump may provide a fixed counter-value-proportional compensation current.
REFERENCES:
patent: 5783972 (1998-07-01), Nishikawa
patent: 6377127 (2002-04-01), Fukaishi
patent: 2000-224035 (2000-08-01), None
Kabushiki Kaisha Toshiba
Mis David
Sprinkle IP Law Group
LandOfFree
System and method for phase-locked loop leak compensation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for phase-locked loop leak compensation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for phase-locked loop leak compensation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3831924