System and method for performing high-sped cache memory writes

Details System and method for performing high-sped cache memory writes System and method for performing high-sped cache memory writes

1992-07-14

1995-06-20

Heckler, Thomas M.

Boots, shoes, and leggings

364DIG1, 36424341, 3642715, 3642486, 364DIG2, 3649642, 3649504, 3649537, G06F 1208

Patent

active

054267714

ABSTRACT:
A system and method for improving cache memory write cycle timing in a microprocessor system, having static random access memory (SRAM) cache memory, using two out-of-phase clock signals and delayed variants thereof. The present invention includes the steps of sending a write address to the cache memory at a positive transition of the first out-of-phase clock signal that marks the beginning of the write cycle; causing a write control signal to be asserted at a time marked by next occurring positive transition of the second out-of-phase clock signal; sending the data to be written to the SRAM at a time marked by a drive clock signal; and ending the write cycle at a time marked by a end-write clock. The drive clock signal is provided by delaying the first out-of-phase clock signal. The amount of delay introduced in providing the drive clock signal is selected to allow the SRAM sufficient time to tri-state its drivers after receiving the write-control signal. The end write signal is provided by delaying the second out-of-phase clock signal. The amount of delay introduced in providing the end-write clock is selected to allow the SRAM sufficient time to read data to be written off of the data bus. The delay is introduced into the clock signals using printed circuit trace delay lines. The length of the printed circuit trace delay lines is selected such that the drive clock and end-write clock transitions occur at the optimum time.

REFERENCES:
patent: 4084234 (1978-04-01), Calle et al.
patent: 4195341 (1980-03-01), Joyce et al.
patent: 4392200 (1983-07-01), Arulpragasam et al.
patent: 5287481 (1994-02-01), Lin

Affiliated with

Also associated with

Rating

System and method for performing high-sped cache memory writes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for performing high-sped cache memory writes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for performing high-sped cache memory writes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1851164