Patent
1995-04-19
1997-10-14
Lall, Parshotam S.
395872, G06F 1300
Patent
active
056780630
ABSTRACT:
A system and method for rapidly transferring large amounts of small-sized data to non-sequential addresses in an instumentation system. According to a preferred embodiment, a host computer includes a plurality of test vectors stored in memory which control the operation of attached instruments. The host processor generates a block of address/data pairs in response to the test vectors, with each pair containing data and a destination address. This block is stored in memory and the address of the block is provided to a random write engine. The random write engine then distributes the data to the respective instruments at the proper addresses with minimal processor invention. Therefore, large amounts of small-sized data may be rapidly transferred to non-sequential addresses without burdening the processor.
REFERENCES:
patent: 4707834 (1987-11-01), Frisch et al.
patent: 4847750 (1989-07-01), Daniel
patent: 5263142 (1993-11-01), Watkins et al.
patent: 5499384 (1996-03-01), Lentz et al.
MC689440, Dual-Channel Direct Memory Access Controller, Motorola Semiconductor Products Inc., Austin, Texas, Feb., 1984, pp. 1-10 through 8-4, Foldout 1-8.
Canik Robert
Odom Brian Keith
Hood Jeffrey C.
Lall Parshotam S.
National Instruments Corporation
Vu Viet
LandOfFree
System and method for performing efficient random write operatio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for performing efficient random write operatio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for performing efficient random write operatio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1561727