Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2006-11-07
2010-06-29
Proctor, Jason (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S002000, C703S013000, C703S020000, C702S064000, C702S066000, C716S030000, C716S030000
Reexamination Certificate
active
07747425
ABSTRACT:
A peak current modeling method and system for modeling peak current demand of an integrated circuit (IC) block such as, e.g., a compilable memory instance. A current demand curve associated with the IC for a particular IC block event is obtained via simulation, for example. A defined time region associated with the particular IC block event is divided into multiple time segments, whereupon at least a first current value and a second current value for each time segment is obtained based on the current demand curve. Thereafter, the current demand curve is approximated, on a segment-by-segment basis, using a select approximate waveform depending on a relationship between the first and second current values.
REFERENCES:
patent: 5373457 (1994-12-01), George et al.
patent: 5838579 (1998-11-01), Olson et al.
patent: 7421379 (2008-09-01), Levy
Greg Blum, “Current Simulation for CMOS Circuits”, 1992, Carnegie Mellon Department of Electrical and Computer Engineering, pp. 1-22.
Alessandro Bogliolo et al., “Gate-Level Current Waveform Simulation of CMOS Integrated Circuits”, 1996, ISLPED, pp. 109-112.
Steven L. Horowitz, “A Syntactic Algorithm for Peak Detection in Waveforms with Applications to Cardiography”, 1975, ACM, pp. 281-285.
Theodosios Pavlidis, “Algorithms for Shape Analysis of Contours and Waveforms”, 1980, IEEE, pp. 301-312.
Chen et al.; “Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design”; 1997; IBM Research Division; pp. 638-643.
Bhatia Manish
Ray Abhijit
Tiwari Vipin Kumar
Proctor Jason
The Danamraj Law Group, P.C.
Virage Logic Corp.
LandOfFree
System and method for peak current modeling for an IC design does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for peak current modeling for an IC design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for peak current modeling for an IC design will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4153252