Patent
1997-03-06
1999-03-09
An, Meng-Ai T.
395842, 395308, G06F 1300
Patent
active
058812482
ABSTRACT:
A communication system which includes more efficient bus utilization for higher data throughput. The communication system includes various logic devices connected to a system bus. The communication system intelligently utilizes unused system bus bandwidth for improved performance. The communication system includes a receive buffer, a memory, a central processing unit (CPU), a direct memory access (DMA) controller, and a bus arbiter each preferably coupled to the system bus. The buffer is operable to generate a low priority DMA transfer request when any amount of data is stored in the buffer. The buffer is also operable to generate a high priority DMA transfer request when a certain threshold or amount of data is stored in the buffer, i.e., when a certain "water-level" has been reached. When the buffer generates the low priority DMA request, the DMA controller and/or bus determine if the system bus is otherwise not being utilized, e.g., if the CPU is currently operating out of its cache system and no other devices have requested or are using the bus. If so, the DMA transfers are allowed to proceed. The high priority DMA transfer request operates normally, guaranteeing access to the system bus to avoid FIFO overruns.
REFERENCES:
patent: 5392404 (1995-02-01), Thompson
patent: 5544346 (1996-08-01), Amini et al.
Advanced Micro Devices , Inc.
An Meng-Ai T.
Dharia Rupal D.
Hood Jeffrey C.
LandOfFree
System and method for optimizing system bus bandwidth in an embe does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for optimizing system bus bandwidth in an embe, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for optimizing system bus bandwidth in an embe will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1330604