Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Reexamination Certificate
2007-08-21
2007-08-21
Nguyen, Linh My (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
C327S293000
Reexamination Certificate
active
11433216
ABSTRACT:
Delay circuits are used in a manner similar to a synchronized mirror delay circuit to generate a quadrature clock signal from an input clock signal. The input clock signal is coupled through a series of first delay circuit for one-half the period of the input clock signal. A second series of feedback delay circuits mirror respective first delay circuits. After the input signal has been coupled through the first delay circuits, the mirrored signals from the first delay circuits are coupled through the feedback delay circuits. The delay of the feedback delay circuits is one-half the delay of the first delay circuits to provide a signal that is the quadrature of the clock signal.
REFERENCES:
patent: 5077737 (1991-12-01), Leger et al.
patent: 5309035 (1994-05-01), Watson, Jr. et al.
patent: 5369640 (1994-11-01), Watson et al.
patent: 5615358 (1997-03-01), Vogley
patent: 5675265 (1997-10-01), Yamamori
patent: 5694377 (1997-12-01), Kushnick
patent: 5920510 (1999-07-01), Yukutake et al.
patent: 5963502 (1999-10-01), Watanabe et al.
patent: 6005430 (1999-12-01), Brown et al.
patent: 6060928 (2000-05-01), Jun et al.
patent: 6069508 (2000-05-01), Takai
patent: 6111812 (2000-08-01), Gans et al.
patent: 6111925 (2000-08-01), Chi
patent: 6166990 (2000-12-01), Ooishi et al.
patent: 6175605 (2001-01-01), Chi
patent: 6222408 (2001-04-01), Saeki
patent: 6222792 (2001-04-01), Hanzawa et al.
patent: 6236251 (2001-05-01), Akamatsu
patent: 6300807 (2001-10-01), Miyazaki et al.
patent: 6310822 (2001-10-01), Shen
patent: 6313674 (2001-11-01), Akita et al.
patent: 6330627 (2001-12-01), Toda
patent: 6360271 (2002-03-01), Schuster et al.
patent: 6373303 (2002-04-01), Akita
patent: 6373913 (2002-04-01), Lee
patent: 6396323 (2002-05-01), Mizumo
patent: 6437619 (2002-08-01), Okuda et al.
patent: 6441657 (2002-08-01), Saeki
patent: 6473360 (2002-10-01), Ooishi
patent: 6476653 (2002-11-01), Matsuzaki
patent: 6489824 (2002-12-01), Miyazaki et al.
patent: 6522599 (2003-02-01), Ooishi et al.
patent: 6560716 (2003-05-01), Gasparik et al.
patent: 6570419 (2003-05-01), Hanzawa et al.
patent: 6570813 (2003-05-01), Van De Graaff
patent: 6580649 (2003-06-01), Park
patent: 6605969 (2003-08-01), Mikhalev et al.
patent: 6608514 (2003-08-01), Akita et al.
patent: 6611475 (2003-08-01), Lin
patent: 6617894 (2003-09-01), Yoon et al.
patent: 6618319 (2003-09-01), Ooishi et al.
patent: 6621316 (2003-09-01), Kirsch
patent: 6636110 (2003-10-01), Ooishi et al.
patent: 6665231 (2003-12-01), Mizuno et al.
patent: 6745271 (2004-06-01), Toda
patent: 6794913 (2004-09-01), Stengel
patent: 6798259 (2004-09-01), Lin
patent: 6801070 (2004-10-01), Gomm et al.
patent: 6891415 (2005-05-01), Mikhalev et al.
patent: 7030676 (2006-04-01), Hazucha et al.
patent: 7078951 (2006-07-01), Gomm et al.
patent: 7084686 (2006-08-01), Zimlich
Cho, Uk-Rae et al., “A 1.2-V 1.5-Gb/s 72-Mb DDR3 SRAM”, IEEE Journal of Solid-State Circuits, vol. 38, No. 11, Nov. 2003, pp. 1943-1950.
Lin, Feng et al., “A Register-Controlled Symmetrical DLL for Double-Data-Rate DRAM”, IEEE Journal of Solid-State Circuits, vol. 34, No. 4, Apr. 1999, pp. 565-568.
Matano, Tatsuya et al., “A 1-Gb/s/pin 512-Mb DDRII SDRAM Using a Digital DLL and a Slew-Rate-Controlled Output Buffer”, IEEE Journal of Solid-State Circuits, vol. 38, No. 5, May 2003, pp. 762-767.
Saeki, Takanori et al., “A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay”, IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1656-1665.
Takai, Yasuhiro et al., “A 250-Mb/s/pin, 1-Gb Double-Data-Rate SDRAM with a Bidirectional Delay and an Interbank Shared Redundancy Scheme”, IEEE Journal of Solid-State Circuits, vol. 35, No. 2, Feb. 2000, pp. 149-159.
Applicant would like to make known to the Patent and Trademark Office that an U.S. Appl. No. 11/430,471, describing and claiming subject matter that is similar to the subject matter of this application, was filed on May 8, 2006. This related application, as well as any prior art cited therein, may be material to the examination of this application. A copy of this related application as filed is submitted herewith in accordance with 37 C.F.R. § 1.98(d).
Dorsey & Whitney LLP
Micro)n Technology, Inc.
Nguyen Linh My
LandOfFree
System and method for open-loop synthesis of output clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for open-loop synthesis of output clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for open-loop synthesis of output clock... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3899946