System and method for model-based verification of local design r

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364488, 364489, 364490, 364578, 395500, G06F 1750

Patent

active

055597181

ABSTRACT:
A system for model-based verification of local design rules comprises a processing unit, a verification database wherein a cell reference graph representing an integrated circuit design as a hierarchical collection of cells is stored, a verification function memory wherein a verification function is stored, a friendly worklayer memory, and an unfriendly worklayer memory. Each cell can include shape models and references to lower-level cells. The processing unit first verifies each cell in the cell reference graph that does not reference any lower-level cells, after which the processing unit verifies each cell for which all lower-level cells referenced have been previously verified. During the verification of a selected cell, the processing unit determines whether models in the selected cell interact with other models in the selected cell or with any lower-level cell. Interacting models are referred to as being "unfriendly," and non-interacting models are referred to as being "friendly." The processing unit references a previously calculated verification result when models are friendly, and applies a verification function to models that are unfriendly.
A method for model-based verification of local design rules comprises the steps of: selecting a cell for verification; selecting a verification function; determining whether models in the cell reference graph are unfriendly with a model in the selected cell; applying the selected verification function to each model involved in an unfriendly interaction; and generating an override in the event that a previously calculated verification result is invalid due to unfriendliness between models.

REFERENCES:
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4635218 (1987-01-01), Widdoes, Jr.
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4725975 (1988-02-01), Sasaki
patent: 4758953 (1988-07-01), Morita et al.
patent: 4829446 (1989-03-01), Draney
patent: 4891773 (1990-01-01), Ooe et al.
patent: 5038294 (1991-08-01), Arakawa et al.
patent: 5050091 (1991-09-01), Rubin
patent: 5051938 (1991-09-01), Hyduke
patent: 5067091 (1991-11-01), Nakazawa
patent: 5086477 (1992-02-01), Yu et al.
patent: 5126950 (1992-06-01), Rees et al.
patent: 5198986 (1993-03-01), Ikeda et al.
patent: 5202889 (1993-04-01), Aharon et al.
patent: 5212650 (1993-05-01), Hooper et al.
patent: 5243538 (1993-09-01), Okuzawa et al.
patent: 5313398 (1994-05-01), Rohrer et al.
patent: 5345401 (1994-09-01), Tani
patent: 5440720 (1995-08-01), Baisuck et al.
patent: 5481473 (1996-01-01), Kim et al.
patent: 5497334 (1996-03-01), Russell et al.
Nils Hedenstierna et al., "A Parallel Hierarchical Design Reul Checker," IEEE, 1992, pp. 142-146.
Hedenstierna et al, "The Halo Algorithm--An Algorithm for Hierarchical Design of Rule Checking of VLSI Circuits", 12 Feb. 1993, IEEE, pp. 265-272 .

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for model-based verification of local design r does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for model-based verification of local design r, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for model-based verification of local design r will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1934152

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.