System and method for minimizing the size of operands

Details System and method for minimizing the size of operands System and method for minimizing the size of operands

1997-05-08

1999-10-19

Vu, Viet D.

Electrical computers and digital processing systems: processing

Instruction decoding

Decoding instruction to accommodate variable length...

712898, 708601, G06F 700, G06F 9302

Patent

active

059681659

ABSTRACT:
A dynamic word size processing system which determines for each instruction the number of cycles required by a data path to compute the result. Values in a register file are augmented with additional information which permits a determination of the number of cycles required based on the values in the register file which are referenced by each instruction. A control path combines the information for each register file operand, and computes a value for the additional information to be stored with the result of the instruction.

REFERENCES:
patent: 4258419 (1981-03-01), Blahut et al.
patent: 4424563 (1984-01-01), Lynch
patent: 5053953 (1991-10-01), Patel
patent: 5450605 (1995-09-01), Grochowski et al.
patent: 5689672 (1997-11-01), Witt et al.

Affiliated with

Also associated with

Rating

System and method for minimizing the size of operands does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for minimizing the size of operands, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for minimizing the size of operands will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2050049