System and method for minimizing cache interruptions by inhibiti

Details System and method for minimizing cache interruptions by inhibiti System and method for minimizing cache interruptions by inhibiti

1994-05-02

1995-04-04

Gossage, Glenn

Boots, shoes, and leggings

364DIG1, 395400, 395725, G06F 1200

Patent

active

054044898

ABSTRACT:
A memory property tagging apparatus is interfaced with one or more caches which are associated with one or more microprocessors of a multiprocessor system having shared memory and a bus network. The apparatus masks off any snoop cycles on the bus network if data corresponding to an address is exclusive to its associated microprocessor(s). The apparatus can specify to its associated one or more caches whether data is cacheable or not. The apparatus can specify to its associated one or more caches whether data is to be treated as write-through or write-back. Finally, the apparatus can translate preselected memory addresses on the bus network into input/output (IO) addresses.

REFERENCES:
patent: 4622631 (1986-11-01), Frank et al.
patent: 4959777 (1990-09-01), Holman, Jr.
patent: 4977498 (1990-12-01), Rastegar et al.
patent: 5025365 (1991-06-01), Mathur et al.
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5119485 (1992-06-01), Ledbetter, Jr. et al.
patent: 5146607 (1992-09-01), Sood et al.

Affiliated with

Also associated with

Rating

System and method for minimizing cache interruptions by inhibiti does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for minimizing cache interruptions by inhibiti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for minimizing cache interruptions by inhibiti will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2385323