System and method for measuring fault coverage in an...

Details System and method for measuring fault coverage in an... System and method for measuring fault coverage in an...

2005-04-05

2005-04-05

Zarneke, David (Department: 2829)

Electricity: measuring and testing

Fault detecting in electric circuits and of electric components

Of individual circuit component or element

C324S750010

Reexamination Certificate

active

06876220

ABSTRACT:
A system and method for measuring fault coverage in an integrated circuit (IC) using a stuck-at fault model is disclosed. The system includes a Device Under Test (DUT) assembly having the IC that includes at least one node, a probe and a test pattern generator and interface system. The DUT's nodes are operable to be stimulated to a stuck-at fault state when stimulated by a certain frequency of electromagnetic (EM) radiation, which fault state is operable to be discovered by a suitable test vector set.

REFERENCES:
patent: 4716564 (1987-12-01), Hung et al.
patent: 5189365 (1993-02-01), Ikeda et al.
patent: 5483544 (1996-01-01), Shur
patent: 5521516 (1996-05-01), Hanagama et al.
patent: 5712857 (1998-01-01), Whitman et al.
patent: 5905577 (1999-05-01), Wilsher et al.
patent: 5930588 (1999-07-01), Paniccia
patent: 6059451 (2000-05-01), Scott et al.
patent: 6072179 (2000-06-01), Paniccia et al.
patent: 6177989 (2001-01-01), Bruce

Affiliated with

Also associated with

Rating

System and method for measuring fault coverage in an... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for measuring fault coverage in an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for measuring fault coverage in an... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3379918