System and method for introducing dither for reducing spurs...

Details System and method for introducing dither for reducing spurs... System and method for introducing dither for reducing spurs...

2004-09-30

2008-09-02

Mai, Tan V (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

07421464

ABSTRACT:
A direct digital synthesizer (DDS) (300) that uses a system for reducing spurious emissions in a digital-to-time converter (DTC) (317). The DDS (300) includes one or more dither sources (307) and a random access memory (RAM) (305). The RAM (305) utilizes a look-up table for storing delay error values by using an output of the look-up table which is combined with the dither source (307) to compensate unequal unit delay values in the DTC (317).

REFERENCES:
patent: 4933890 (1990-06-01), Nuytkens et al.
patent: 5459680 (1995-10-01), Zimmerman et al.
patent: 5977804 (1999-11-01), Beech
patent: 6252464 (2001-06-01), Richards et al.
patent: 6320431 (2001-11-01), Potson et al.
patent: 7143125 (2006-11-01), Gradishar et al.
patent: 2006/0267640 (2006-11-01), Travis

Affiliated with

Also associated with

Rating

System and method for introducing dither for reducing spurs... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for introducing dither for reducing spurs..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for introducing dither for reducing spurs... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3991652