System and method for integrated circuit charge recycling

Details System and method for integrated circuit charge recycling System and method for integrated circuit charge recycling

2006-03-31

2008-08-19

Cox, Cassandra (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

With specific source of supply or bias voltage

C377S058000

Reexamination Certificate

active

07414460

ABSTRACT:
A charge recycling integrated circuit and a method for integrated circuit charge recycling. In one aspect, a charge storage collector is interposed between a high voltage supply or a low voltage supply and a function block of the integrated circuit. The charge collector is operable to selectively store a charge dissipated in the function block when the logic circuitry of the function block switches between a high voltage value and a low voltage value. The dissipated charge resulting from the switching in the logic circuitry of the function block is selectively stored to the charge collector and the charge collector selectively returns the charge stored on the charge collector to the high voltage supply, the low voltage supply or to another node in the integrated circuit as appropriate.

REFERENCES:
patent: 3979734 (1976-09-01), Pricer et al.
patent: 4334292 (1982-06-01), Kotecha
patent: 4377774 (1983-03-01), Hosomizu
patent: 4610003 (1986-09-01), Natori
patent: 4816894 (1989-03-01), Hattori
patent: 5180928 (1993-01-01), Choi
patent: 5217914 (1993-06-01), Matsumoto et al.
patent: 5293563 (1994-03-01), Ohta
patent: 5301085 (1994-04-01), Miettinen
patent: 5307169 (1994-04-01), Nagasaki et al.
patent: 5406572 (1995-04-01), Chung
patent: 5528256 (1996-06-01), Erhart et al.
patent: 5532956 (1996-07-01), Watanabe
patent: 5684735 (1997-11-01), Kim
patent: 5694445 (1997-12-01), Hirano et al.
patent: 5844469 (1998-12-01), Regazzi et al.
patent: 5852426 (1998-12-01), Erhart et al.
patent: 5978255 (1999-11-01), Naritake
patent: 6121650 (2000-09-01), Akamatsu
patent: 6201522 (2001-03-01), Erhart et al.
patent: 6226194 (2001-05-01), Bayer et al.
patent: 6255806 (2001-07-01), Seppanen et al.
patent: 6303428 (2001-10-01), Akamatsu
patent: 6307417 (2001-10-01), Proebsting
patent: 6429632 (2002-08-01), Forbes et al.
patent: 6433619 (2002-08-01), Akita et al.
patent: 6529067 (2003-03-01), Uen et al.
patent: 6570408 (2003-05-01), Nowka
patent: 6700146 (2004-03-01), Ito
patent: 6831852 (2004-12-01), Ishigaki et al.
patent: 6847566 (2005-01-01), Han et al.
patent: 6888767 (2005-05-01), Han
patent: 6898136 (2005-05-01), Park
patent: RE38918 (2005-12-01), Svensson et al.
patent: 7023260 (2006-04-01), Thorp et al.
patent: 7030672 (2006-04-01), Nakata et al.
patent: 2002/0118060 (2002-08-01), Uen et al.
patent: 2002/0172070 (2002-11-01), Arimoto et al.
patent: 2003/0141528 (2003-07-01), Ito
patent: 2004/0095799 (2004-05-01), Jacob et al.
patent: 2004/0095819 (2004-05-01), Joachim et al.
patent: 2004/0113193 (2004-06-01), Menut et al.
patent: 2004/0120179 (2004-06-01), Ishigaki et al.
patent: 2005/0018471 (2005-01-01), Arimoto et al.
patent: 2005/0128656 (2005-06-01), Croyle
patent: WO 2004/055985 (2004-07-01), None
W. Athas, L. Svensson, J. Koller, N. Tzartzanis, and E. Chou. A framework for practical low-power digital cmos systems using adiabatic-switching principles. International Workshop on Low Power Design, pp. 189-194, 1994.
Amirante, E.; Fischer, J.; Lang, M.; Bargagli-Stoffi, A.; Berthold, J.; Heer, C.; Schmitt-Landsiedel, D.; “An Ultra Low-Power Adiabatic Adder Embedded in a Standard 0.13 μm CMOS Environment”, Solid-State Circuits Conference, 2003. ESSCIRC '03. Proceedings of the 29th European Sep. 16-18, 2003 pp. 599-602.
Conrad H. Ziesler, Joohee Kim, Marios C. Papaefthymiou and Suhwan Kim, “Energy Recovery Design for Low-Power ASICs” Proceedings of the 21stInternational Conference on Computer Design (ICCD '03).
Sanjay Dhar Dave J. Gurney, “Current and Charge Estimation in CMOS Circuits,” Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IFIP International Conference on Hardware Description Languages; IFIP International Conference on Very Large Scale Integration., Asian and South Pacific, Aug. 29-Sep. 1, 1995 pp. 13-18.
Saravanan Rajapandian, Zheng Xu, and K. L. Shepard, “Charge-Recycling Voltage Domains for Energy-Ef.cient Low-Voltage Operation of Digital CMOS Circuits” Proceedings of the 21st International Conference on Computer Design (ICCD'03).

Affiliated with

Also associated with

Rating

System and method for integrated circuit charge recycling does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for integrated circuit charge recycling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for integrated circuit charge recycling will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4015178