Electrical computers and digital processing systems: processing – Processing architecture – Long instruction word
Reexamination Certificate
2006-02-14
2006-02-14
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Long instruction word
C712S234000
Reexamination Certificate
active
07000091
ABSTRACT:
The invention is a system and method for executing a program that comprises a plurality of basic blocks on a computer system that comprises a plurality of processing elements. The invention generates a branch instruction by one processing element of the plurality of processing elements, sends the branch instruction to the plurality of processing elements. The invention then independently branches to a target of the branch instruction by each of the processing elements of the plurality of processing elements when each processing element receives the sent branch instruction. At least one processing element of the plurality of processing elements receives the branch instruction at a time later than another processing element of the plurality of processing elements.
REFERENCES:
patent: 5021945 (1991-06-01), Morrison et al.
patent: 5050070 (1991-09-01), Chastain et al.
patent: 5127092 (1992-06-01), Gupta et al.
patent: 5333280 (1994-07-01), Ishikawa et al.
patent: 5590356 (1996-12-01), Gilbert
patent: 5659722 (1997-08-01), Blaner et al.
patent: 5708836 (1998-01-01), Wilkinson et al.
patent: 5809294 (1998-09-01), Ando
patent: 6054871 (2000-04-01), New
patent: 6255849 (2001-07-01), Mohan
patent: WO01/53933 (2001-07-01), None
patent: WO03/003196 (2003-01-01), None
patent: WO03/058433 (2003-07-01), None
U.S. Appl. No. 10/214,990, Schlansker, et al.
U.S. Appl. No. 10/215,300, Schlansker.
Wolfe, A., et al, “A Variable Instruction Stream Extension to the VLIW Architecture,” ASPLOS IV, (1991) pp. 2-14.
Newburn, C.J., et al, “Balancing Fine- and Medium-Grained Parallelism in Scheduling Loops for the XIMD Architecture,” Architecture and Compilation Techniques for Fine and Medium Grain Parallelism (A-23), (1993) pp. 39-52.
“What is Compiler-Oriented Architecture?,” [online] [Retrieved on: Feb. 26, 2002] Retrieved from: www.ece.purdue.edu/ hankd/CARPVIEW/index.html, pp. 1-5, 1995.
Mirsky, Bhan, et al, “Matrix: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources,” [online] [Retrieved on: Feb. 26, 2002] Retrieved from: www.cs.caltech.edu/research/ic/transit/tn127/tn127.html, pp. 1-14.
“1.62 Multiple Instruction Multiple Data (MIMD),” [online] [Retrieved on: Feb. 26, 2002] Retrieved from: www.epcc.ed.ac.uk/epcc-tec/documents/intro-course/Intro.book—11.html, pp. 1-3.
“VLIW at IBM Research,” [online] [Retrieved on: Feb. 26, 2002] Retrieved from: www.research.ibm.com/vliw/, pp. 1-2.
“An Introduction to Very-Long Instruction Word (VLIW) Computer Architecture,” Phillips Semiconductors, pp. 1-11.
Chan Eddie
Fiegle Ryan
Hewlett--Packard Development Company, L.P.
LandOfFree
System and method for independent branching in systems with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for independent branching in systems with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for independent branching in systems with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3711682