Pulse or digital communications – Equalizers – Automatic
Reexamination Certificate
2006-11-21
2006-11-21
Ha, Dac V. (Department: 2611)
Pulse or digital communications
Equalizers
Automatic
C375S262000, C375S265000, C375S341000, C714S792000, C714S794000, C714S795000, C714S796000
Reexamination Certificate
active
07139312
ABSTRACT:
A method for improving gain performance of a Viterbi decoder wherein data relating to the best path and a secondary path are stored for the Viterbi decoder. Slicer errors are determined for the best path and the secondary path for current symbols using the stored data and errors for previous symbols are corrected responsive to the determined slicer errors.
REFERENCES:
patent: 5870433 (1999-02-01), Huber et al.
patent: 6108386 (2000-08-01), Chen et al.
patent: 6115436 (2000-09-01), Ramesh et al.
patent: 6201831 (2001-03-01), Agazzi et al.
patent: 6253345 (2001-06-01), Agazzi et al.
patent: 6378106 (2002-04-01), Allpress et al.
patent: 2002/0021772 (2002-02-01), Shich
patent: 2002/0056744 (2002-05-01), Uchida et al.
Hatamian, M., et al., “Design Considerations for Gigabit Ethernet 1000Base-T Twisted Pair Transceivers”,IEEE 1998 Custom Integrated Circuits Conference.
Duel-Hallen, A., Heegard, C., “Delayed Decision Feedback Sequence Estimation”,IEEE Transactions on Communications, vol. 37, No. 5, May 1989.
Haratsch, E., Azadet, K., “A 1-Gb/s Joint Equalizer and Trellis Decoder for 1000Base-T Gigabit Ethernet”, IEEE Journal of Solid State Circuits, vol. 36, Nov. 3, Mar. 2001.
Haratsch, E. F., Blanksby, A. J. and Azadet, K., “Reduced-State Sequence Estimation with Tap-Selectable Decision-Feedback”,2000 IEEE, pp. 372-376.
Haratsch, E. F., “High Speed VLSI Implementation of Reduced Complexity Sequence Estimation Algorithms with Application to Gigabit Ethernet 1000Base-T”,International Symposium on VLSI Technology Systems and Applications, Taipei, pp. 171-174, Jun. 1999.
Haratsch, E. F. and Azadet, K. “High-Speed Reduced-State Sequence Estimation”,IEEE International Symposium on Circuits and Systems, pp. 387-390, May 28-31, 2000, Geneva Switzerland,.
Haratsch, E. F. and Azadet, K., “A Low Complexity Joint Equalizer and Decoder for 1000Base-T Gigabit Ethernet”,IEEE 2000 Custom Integrated Circuits Conference.
Haratsch, et al., “A Low Complexity Joint Equalizer and Decoder for 1000Base-T Gigabit Ethernet”,IEEE 2000 Custom Integrated Circuits Conference, pps. 465-468; XP002230023, dated May 2000.
Haratsch, et al., “A 1-Gb/s Joint Equalizer and Trellis Decoder for 1000Base-T Gigabit Ethernet”,IEEE Journal of Solid-State Circuits, vol. 36, No. 3, dated Mar. 2001, XP002230024.
Hatamian, et al., “Design Considerations for Gigabit Ethernet 1000Base-T Pair Transceivers”,ieee 1998 Custom Integrated Circuits Conference, pps. 335-342, dated May 1998.
European Search Report, EP 03253195, dated Jul. 9, 2003.
Ha Dac V.
Jorgenson Lisa K.
STMicroelectronics Inc.
Szuwalski Andre M.
LandOfFree
System and method for improving coding gain performance... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for improving coding gain performance..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for improving coding gain performance... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3681021