System and method for implementing a mute voice signal upon rece

Details System and method for implementing a mute voice signal upon rece System and method for implementing a mute voice signal upon rece

1997-05-02

2000-04-04

Pham, Chi H.

Pulse or digital communications

Receivers

Interference or noise reduction

375217, H04B 110

Patent

active

060470364

ABSTRACT:
A system and method of muting a voice signal in a wireless communication system when an "all zeros" condition of a digitized serial voice input signal is detected. The mute signal which is generated when a zeros condition occurs is provided to a voice processor to initiate a mute algorithm to mute the processing of incoming voice data during the sample time of the zeros condition.

REFERENCES:
patent: 4403263 (1983-09-01), Kageyama et al.
patent: 4433415 (1984-02-01), Kojima
patent: 4433416 (1984-02-01), Kojima
patent: 4446490 (1984-05-01), Hoshimi et al.
patent: 4451920 (1984-05-01), Hoshimi
patent: 4459696 (1984-07-01), Kojima
patent: 5309443 (1994-05-01), Schorman
patent: 5317522 (1994-05-01), Bonet et al.
patent: 5333153 (1994-07-01), Brown et al.
patent: 5535299 (1996-07-01), Riedel
patent: 5781570 (1998-07-01), Hattori
patent: 5799039 (1998-08-01), Laird et al.

Affiliated with

Also associated with

Rating

System and method for implementing a mute voice signal upon rece does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for implementing a mute voice signal upon rece, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for implementing a mute voice signal upon rece will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-372222