System and method for implementing a micro-stepping delay...

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

06998897

ABSTRACT:
A delay locked loop for use in an integrated circuit device includes a coarse delay chain in series with a micro-stepped delay chain. The coarse delay chain includes a plurality of coarse delay units configured for selectively providing a coarse delay with respect to an input clock signal, and the micro-stepped delay chain is configured for selectively providing a fine delay adjustment with respect to the input clock signal. The micro-stepped delay chain further includes a plurality of parallel signal paths, wherein one or more of the parallel signal paths are capacitively loaded so as to provide the fine delay adjustment.

REFERENCES:
patent: 5223755 (1993-06-01), Richley
patent: 5287025 (1994-02-01), Nishimichi
patent: 5422835 (1995-06-01), Houle et al.
patent: 5604775 (1997-02-01), Saitoh et al.
patent: 5854615 (1998-12-01), Hush
patent: 6031429 (2000-02-01), Shen
patent: 6100735 (2000-08-01), Lu
patent: 6101197 (2000-08-01), Keeth et al.
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6255880 (2001-07-01), Nguyen
patent: 6316976 (2001-11-01), Miller, Jr. et al.
patent: 2003/0001650 (2003-01-01), Cao et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for implementing a micro-stepping delay... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for implementing a micro-stepping delay..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for implementing a micro-stepping delay... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3661543

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.