Pulse or digital communications – Transceivers – Transmission interface between two stations or terminals
Reexamination Certificate
2004-02-25
2009-06-30
Corrielus, Jean B (Department: 2611)
Pulse or digital communications
Transceivers
Transmission interface between two stations or terminals
C375S224000
Reexamination Certificate
active
07555036
ABSTRACT:
A system and a method for constructing a signal integrity supervisor capable of both detecting and triggering an appropriate response when transmit path signals indicate a potential damaging transmitter operating mode. The system and method of the present invention takes advantage of the inherent property of a Delta-Sigma Modulator (DSM) which makes the probability of encountering a long string of consecutive ones or zeroes during nominal operation very small. The signal integrity supervisor ensures safe transmitter operation by monitoring the data and the clock inputs to a digital to analog converter. The system may comprise a data signal supervisor and a clock signal supervisor. The data supervisor may comprise a comparator and a counter and may be configured to power down a line driver upon detecting a data stream having a continuous voltage level. The clock detector may comprise a pair of monostable circuits, an inverter, and a NAND gate and may be configured to reset the transmitter if a “missing” clock signal state is detected. The present invention can also be viewed as providing a method for preventing a transmission unit from forwarding signals that may result in a DC flow condition. In its broadest terms, the method can be described as: monitoring a data signal; generating a first output signal in response to a data signal having an anomalous condition; monitoring a clock signal; and generating a second output signal in response to clock signal having an anomalous condition.
REFERENCES:
patent: 4208650 (1980-06-01), Horn
patent: 4230958 (1980-10-01), Boll et al.
patent: 4353128 (1982-10-01), Cummiskey
patent: 4434403 (1984-02-01), Chang
patent: 4481629 (1984-11-01), Hatata et al.
patent: 4800562 (1989-01-01), Hicks
patent: 5270972 (1993-12-01), Craig et al.
patent: 5479420 (1995-12-01), Hong et al.
patent: 5537100 (1996-07-01), Hallberg
patent: 5715293 (1998-02-01), Mahoney
patent: 5805632 (1998-09-01), Leger
patent: 5818948 (1998-10-01), Gulick
patent: 5822317 (1998-10-01), Shibata
patent: 5905738 (1999-05-01), Whetsel
patent: 6023728 (2000-02-01), Tanaka
patent: 6023774 (2000-02-01), Minagawa
patent: 6147528 (2000-11-01), O'Dowd et al.
patent: 6178213 (2001-01-01), McCormack et al.
patent: 6188257 (2001-02-01), Buer
patent: 6216052 (2001-04-01), Gulick
patent: 6222585 (2001-04-01), Endoh
patent: 6226663 (2001-05-01), Kodra
patent: 6442195 (2002-08-01), Liu et al.
patent: 6463109 (2002-10-01), McCormack et al.
patent: 6473663 (2002-10-01), Gulick
patent: 2001/0012775 (2001-08-01), Modzelesky et al.
Eichrodt Christian
Larsen Frode
Muralt Arnold
Brooktree Broadband Holding, Inc.
Corrielus Jean B
Thomas Kayden Horstemeyer & Risley LLP
LandOfFree
System and method for implementing a delta-sigma modulator... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for implementing a delta-sigma modulator..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for implementing a delta-sigma modulator... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4055135