Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2011-08-02
2011-08-02
Levin, Naum (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S116000, C716S117000, C716S121000, C716S137000
Reexamination Certificate
active
07992121
ABSTRACT:
A method for connecting a programmable device (PD) and an electronic component (EC) based on a protocol, including: obtaining a signal group of the protocol having a group constraint, a first pin definition including an electrical constraint and a logical constraint, and a second pin definition; mapping the first pin definition to a first pin of the PD based on the electrical constraint, the logical constraint, and the group constraint; identifying a first pin of the EC to connect with the first pin of the PD based on the electrical constraint, the logical constraint, the group constraint, and a connection preference; generating a first connection between the first pin of the EC and a second pin of the PD based on the electrical constraint, the logical constraint, the group constraint, and the connection preference; and storing the first connection in an edge list.
REFERENCES:
patent: 5140526 (1992-08-01), McDermith et al.
patent: 5414638 (1995-05-01), Verheyen et al.
patent: 5448496 (1995-09-01), Butts et al.
patent: 5475830 (1995-12-01), Chen et al.
patent: 5877942 (1999-03-01), Kida et al.
patent: 6218858 (2001-04-01), Menon et al.
patent: 6530069 (2003-03-01), Jennion et al.
patent: 6598216 (2003-07-01), Chan et al.
patent: 7206967 (2007-04-01), Marti et al.
patent: 7299439 (2007-11-01), Slonim et al.
patent: 7299444 (2007-11-01), Tai et al.
patent: 7313775 (2007-12-01), Casey et al.
patent: 7440866 (2008-10-01), Maher et al.
patent: 7543261 (2009-06-01), Lindberg et al.
patent: 2002/0004931 (2002-01-01), Stralen
patent: 2006/0090152 (2006-04-01), Lin et al.
Gupta Nagesh Chandrasekaran
Vedula Ravi Srinivasa
Cadence Design Systems Inc.
Levin Naum
Sawyer Law Group P.C.
LandOfFree
System and method for I/O synthesis and for assigning I/O to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for I/O synthesis and for assigning I/O to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for I/O synthesis and for assigning I/O to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2736126