Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2005-12-27
2005-12-27
Malzahn, D. H. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
06981010
ABSTRACT:
Disclosed is a method for generating psuedo-noise (PN) sequences utilizing a system comprised of a quantizer, and N directly quantized output/input map containing chaotic map cells, each in functional combination with combiner means and an m-bit shift register.
REFERENCES:
patent: 4852023 (1989-07-01), Lee et al.
patent: 4959832 (1990-09-01), Bardell, Jr.
patent: 5068872 (1991-11-01), Schroter
patent: 5291555 (1994-03-01), Cuomo et al.
patent: 5519736 (1996-05-01), Ishida
patent: 5566099 (1996-10-01), Shimada
patent: 5602845 (1997-02-01), Wahl
patent: 5796776 (1998-08-01), Lomp et al.
patent: 5910907 (1999-06-01), Chen et al.
patent: 5943361 (1999-08-01), Gilhousen et al.
patent: 6031865 (2000-02-01), Kelton et al.
patent: 6128332 (2000-10-01), Fukawa et al.
patent: 6148053 (2000-11-01), Ozluturk
patent: 6215778 (2001-04-01), Lomp et al.
patent: 6629116 (2003-09-01), Rabeler
patent: 6724805 (2004-04-01), Vigoda
Balkir Sina
Hoffman Michael W.
Leon Salas Walter D.
Perez Lance C.
Board of Regents of the University of Nebraska
Malzahn D. H.
Welch James D.
LandOfFree
System and method for generating psuedo-noise sequences does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for generating psuedo-noise sequences, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for generating psuedo-noise sequences will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3481304