System and method for generating mask layouts

Details System and method for generating mask layouts System and method for generating mask layouts

1995-05-01

1997-05-27

Teska, Kevin J.

Boots, shoes, and leggings

364488, 364489, G06F 1500

Patent

active

056338074

ABSTRACT:
A system and method integrate mask layout tools to automate the generation of mask layouts for fabricating an integrated circuit corresponding to an input netlist and a timing specification. The mask layout is generated by the method including the steps of automatically sizing transistors specified in the netlist, clustering the sized transistors into cells, generating a cell library, and placing-and-routing the cells to generate the mask layout. The system includes associated memory and stored programs, including a plurality of mask layout tools; and a processor operated by an automatic mask layout generation program for sequentially applying the plurality of mask layout tools to generate the mask layout from the input data. The plurality of mask layout tools includes: a transistor sizing tool for sizing transistors and to generate a netlist; a cell library generation tool for generating a cell library from the netlist; a place-and-route tool for generating the mask layout; and optionally a clustering tool for clustering the netlist generated by the transistor sizing tool into a plurality of cells.

REFERENCES:
patent: 4584653 (1986-04-01), Chih et al.
patent: 4761607 (1988-08-01), Shiragasawa et al.
patent: 4827428 (1989-05-01), Dunlop et al.
patent: 4852015 (1989-07-01), Doyle, Jr.
patent: 4965863 (1990-10-01), Cray
patent: 5086477 (1992-02-01), Yu et al.
patent: 5097422 (1992-03-01), Corbin, II et al.
patent: 5210701 (1993-05-01), Hana et al.
patent: 5212653 (1993-05-01), Tanaka
patent: 5247456 (1993-09-01), Ohe et al.
patent: 5369596 (1994-11-01), Tokumaro
patent: 5384710 (1995-01-01), Lam et al.
patent: 5388054 (1995-02-01), Tokumaru
patent: 5402358 (1995-03-01), Smith et al.
patent: 5416717 (1995-05-01), Miyama et al.
patent: 5422317 (1995-06-01), Hua et al.
patent: 5438524 (1995-08-01), Komoda
patent: 5459673 (1995-10-01), Carmean et al.
patent: 5493509 (1996-02-01), Matsumoto et al.
W.H. Crocker et al., "MACS: A Module Assembly and Compaction System", Int'l Conf. On Computer Design, 1987, pp. 205-208.
A.E. Dunlop et al., "A Procedure for Placement of Standard-Cell VLSI Circuits", IEEE Trans. On Computer-Aided Design, vol. CAD-4, No. 1, Jan. 1985, pp. 92-98.
C. Ebeling et al., "Validating VLSI Circuit Layout by Wirelist Comparison", Int'l Conf. On Computer-Aided Design, 1983, pp. 172-173.
D. Hill et al., "Algorithms and Techniques for VLSI Synthesis", Kluwer Academic Publishers, Norwell, MA, 1989, pp. 129-169.
C. Ong et al., "GENAC: An Automatic Cell Synthesis Tool", 26th ACM/IEEE Design Automation Conf., Paper 16.2, 1989, pp. 239-243.
T.G. Szymanski et al., "Space Efficient Algorithms for VLSI Artwork Analysis", 20th Design Automation Conf., 983, paper 46.3, pp. 734-739.
VSLI Technology (S.M. Sze, Ed.), McGraw-Hill Inc., New York, 1988, pp. 157-160.
Y. You et al., "Performance-Driven Layout Through Device Sizing", IEEE 1993 Custom Integrated Circuits Conference, pp. 9.3.1-9.3.4.

Affiliated with

Also associated with

Rating

System and method for generating mask layouts does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for generating mask layouts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for generating mask layouts will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2333639