Boots – shoes – and leggings
Patent
1994-06-13
1996-04-23
Trans, Vincent N.
Boots, shoes, and leggings
364488, G06F 1750
Patent
active
055109985
ABSTRACT:
An electrical component model generator generates, stores, and retrieves component models in a component model library. Component models comprise property values. A property value quantifies a property. Properties are associated with a plurality of component models. The component model generator generates rules. A rule is a relationship between two or more properties. A rule applied to two or more properties associated with the component model define a property value for at least one of these properties. Properties that are not defined by rules or that have a value different from the value generated by a rule are quantified by an exception value that is input by a user. The component model generator stores the component models by storing the rules for all component models and the exception values for each component model. Generating and maintaining the component model library is facilitated by automatically applying the rules to the component model to generate some or most of the property values. A user does not need to manually input these values. As a result, user input time and data entry errors are reduced.
REFERENCES:
patent: 4924385 (1990-05-01), Dote
patent: 4937755 (1990-06-01), Yokota et al.
patent: 5038294 (1991-08-01), Arakawa et al.
patent: 5164911 (1992-11-01), Juran et al.
patent: 5175696 (1992-12-01), Hooper et al.
patent: 5249133 (1993-09-01), Batra
patent: 5249265 (1993-09-01), Liang
patent: 5262959 (1993-11-01), Chkoreff
patent: 5349539 (1994-09-01), Moriyasu
S. Foo et al., "Databases and Cell-Selection Algorithms for VLSI Cell Libraries", Computer, pp. 18-30, Feb. 23, 1990, No. 2. Los Alamitos, CA.
A. Hekmatpour et al., "Hierarchical Modeling of the VLSI Design Process", IEEE Expert, pp. 56-70, Apr. 6, 1991, No. 2. Los Alamitos, CA.
"Automatic Generation of Digital System Schematic Diagrams" by Arya et al, IEEE 22nd Design Automation Conference, 1985, pp. 388-394.
"Methods Used in an Automatic Logic Design Generator (ALERT)" by Friedman et al, IEEE Trans. on Computers, vol. C-18, No. 7, Jul. 1969, pp. 593-614.
"Cell Libraries and Assembly Tools for Analog/Digital CMOS and BiCMOS ApplicationSpecific Integrated Circuit Design" by Smith et al, IEEE Solid-State Circuits, Oct. 1989, pp. 1419-1432.
Agarwal Alokkumar B.
Dunsky Natan
Madhavan Vijay C.
McCanlies Elizabeth R.
Van Dyke Eric J.
Cadence Design Systems Inc.
McNelis John T.
Trans Vincent N.
LandOfFree
System and method for generating component models does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for generating component models, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for generating component models will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2314346