Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Reexamination Certificate
2000-07-20
2002-08-27
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
C327S115000
Reexamination Certificate
active
06441666
ABSTRACT:
FIELD OF THE INVENTION
The present invention is related to clock generators, and more particularly to a system and method for generating a plurality of clocks from a primary oscillator source.
Background Information
High performance computer systems demand high performance clock generation of various frequencies to allow for increased versatility. One clock frequency may be appropriate for one type of memory device; a second may be appropriate for a different type of memory device. Other clock frequencies may be required for network interfaces, or for internal data processing.
At the higher frequencies of operation required in high performance computer systems today, it is extremely important to generate a clocking waveform with low duty cycle and signal distortion. Combinational logic tends to widen the positive pulse of signals. The phase sequencer also tends to widen the positive pulse of signals. These tendencies can contribute to additional duty cycle distortion in the clock controller.
Furthermore, jitter on rising and falling edges can be superimposed on the clocks generated by divide by or by phase lock loop clock generation schemes, further distorting the generated clock signal.
In addition, in some clocking schemes, duty cycle distortion of the oscillator source is reflected directly onto the generated waveform.
What is needed is a system and method for generating a plurality of clocks from a primary oscillator source which avoids these problems and which generates a clock signal with substantially reduced duty cycle distortion.
SUMMARY OF THE INVENTION
According to one aspect of the present invention, a system and method of generating a clock signal as a function of a system clock is described. A plurality of overlapping phases are generated and two or more of the overlapping phases are combined to form the clock signal.
According to another aspect of the present invention, a clock generator includes a phase sequencer and clock generation logic. The phase sequencer is clocked by a first clock signal at a first frequency in order to generate a plurality of overlapping phases. The clock generation logic combines two or more of the overlapping pulses to form a second clock signal, wherein the second clock signal is synchronized to the first clock signal.
According to yet another aspect of the present invention, a system and method of generating a clock signal as a function of a system clock is described. A plurality of overlapping phases, including a first and a second phase, are generated and the first and second phases are combined to form the clock signal, wherein combining includes delaying the first phase in relation to the second phase in order to reduce the duty cycle of the clock signal.
According to yet another aspect of the present invention, a system and method of generating a clock signal as a function of a system clock is described. A plurality of overlapping phases, including a first and a second phase, are generated and the first and second phases are combined to form the clock signal, wherein combining includes delaying the second phase in relation to the first phase in order to increase the duty cycle of the clock signal.
REFERENCES:
patent: 3035187 (1962-05-01), Reichert
patent: 3594656 (1971-07-01), Tsukamoto
patent: 3725793 (1973-04-01), Phillips
patent: 3753241 (1973-08-01), Bayne
patent: 3820030 (1974-06-01), Williams
patent: 4118100 (1978-10-01), Goell et al.
patent: 4165490 (1979-08-01), Howe, Jr. et al.
patent: 4218590 (1980-08-01), Rasmussen et al.
patent: 4294512 (1981-10-01), Logan
patent: 4330750 (1982-05-01), Mayor
patent: 4490821 (1984-12-01), Lacher
patent: 4504749 (1985-03-01), Yoshida
patent: 4514749 (1985-04-01), Shoji
patent: 4623805 (1986-11-01), Flora et al.
patent: 4627085 (1986-12-01), Yuen
patent: 4637018 (1987-01-01), Flora et al.
patent: 4675562 (1987-06-01), Herlein et al.
patent: 4675612 (1987-06-01), Adams et al.
patent: 4696019 (1987-09-01), Tulpule et al.
patent: 4713621 (1987-12-01), Nakamura et al.
patent: 4714924 (1987-12-01), Ketzler
patent: 4737670 (1988-04-01), Chan
patent: 4754164 (1988-06-01), Flora et al.
patent: 4755704 (1988-07-01), Flora et al.
patent: 4756590 (1988-07-01), Forrest et al.
patent: 4805195 (1989-02-01), Keegan
patent: 4818995 (1989-04-01), Takahashi et al.
patent: 4833695 (1989-05-01), Greub
patent: 4839604 (1989-06-01), Tanahashi
patent: 4845390 (1989-07-01), Chan
patent: 4851995 (1989-07-01), Hsu et al.
patent: 4855616 (1989-08-01), Wang et al.
patent: 4860322 (1989-08-01), Lloyd
patent: 4864160 (1989-09-01), Abdoo
patent: 4868514 (1989-09-01), Azevedo et al.
patent: 4881165 (1989-11-01), Sager et al.
patent: 4900115 (1990-02-01), Heuring et al.
patent: 4922141 (1990-05-01), Lofgren et al.
patent: 4926066 (1990-05-01), Maini et al.
patent: 4927228 (1990-05-01), Van De Pas
patent: 4929888 (1990-05-01), Yoshida
patent: 4936504 (1990-06-01), Arai et al.
patent: 4949249 (1990-08-01), Lefsky et al.
patent: 4959540 (1990-09-01), Fan et al.
patent: 4999526 (1991-03-01), Dudley
patent: 5008636 (1991-04-01), Markinson et al.
patent: 5043596 (1991-08-01), Masuda et al.
patent: 5049766 (1991-09-01), van Driest et al.
patent: 5087829 (1992-02-01), Ishibashi et al.
patent: 5087842 (1992-02-01), Pulsipher et al.
patent: 5109449 (1992-04-01), Newberg et al.
patent: 5122679 (1992-06-01), Ishii et al.
patent: 5175452 (1992-12-01), Lupi et al.
patent: 5245231 (1993-09-01), Kocis et al.
patent: 5258660 (1993-11-01), Nelson et al.
patent: 5293626 (1994-03-01), Priest et al.
patent: 5329188 (1994-07-01), Sikkink et al.
patent: 5355397 (1994-10-01), Hanson et al.
patent: 5414381 (1995-05-01), Nelson et al.
patent: 5463337 (1995-10-01), Leonowich
patent: 5619170 (1997-04-01), Nakamura
patent: 5909133 (1999-06-01), Park
patent: 6037812 (2000-03-01), Gaudet
patent: 6262609 (2001-07-01), Hefaz et al.
Arena, J., “Evaluating the Limitations of High-Speed Board Testers”, 1988 International Test Conference, Paper 22.3, pp. 411-420, (1988).
Branson, C., et al., “Integrated Pin Electronics for a VLSI System”, 1988 International Test Conference, pp. 23-27, (1988).
Friedman, E.G., et al., “Design and Analysis of a Hierarchical Clock Distribution System for Synchronous Standard Cell/Macrocell VLSI”,IEEE Journal of Solid-State Circuits, SC-21(2), pp. 240-246, (1986).
Hartman, D.H., “Photonic Systems Interconnections—Overcoming the High Speed Electronics Bottleneck”,Hybrid Circuits, No. 16, pp. 12-18, (1988).
Khalil, R.L., et al., “Optical Clock Distribution for High Speed Computers”,SPIE , vol. 991 Fiber Optic Datecom and Computer Networks, pp. 32-41, (1988).
Otsuji, T., et al., “A 10-ps Resolution, Process-Insensitive Timing Generator IC”,IEEE Jornal of Solid-State Circuits, 24(5), pp. 1412-1418, (1989).
Tamana, T., et al., “Key Technologies For 500-MHz VLSI Test System “Ultimate””, International Test Conference, pp. 108-113, (1988).
Wagner, K.D., “Clock System Design”,IEEE Design & Test of Computers, 5(5), New York, NY, pp. 9-27, (1989).
Sikkink Mark Ronald
Swanson Vernon W.
Callahan Timothy P.
Nguyen Linh
Schwegman - Lundberg Woessner - Kluth
Silicon Graphics Inc.
LandOfFree
System and method for generating clock signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for generating clock signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for generating clock signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2947584