Boots – shoes – and leggings
Patent
1997-02-21
1999-05-04
Trans, Vincent N.
Boots, shoes, and leggings
364578, G06F 1750
Patent
active
059010630
ABSTRACT:
A comprehensive system and method allow an integrated circuit designer to extract accurate estimates of parasitic impedances in interconnection lines of an integrated circuit. The method includes collecting values of electrical characteristic parameters to provide a technology profile for a particular fabrication process. An Interconnect Primitive Library builder provides a collection of interconnect `primitives` that any interconnect structure fabricated under the fabrication process can be broken down into, and combines it with the technology profile for simulations in a 3-dimensional field solver to extract parameterized coupling capacitances and other characteristic impedances for each interconnect primitive. An extraction tool traces a signal path of an integrated circuit and decomposes the interconnect structures on the signal path into interconnect primitives and maps them to the Interconnect Primitive Library. An RC network module provides an RC network based on the characterized parametric values in the mapped interconnect primitives. The RC network thus provided can be used to accurately estimate signal delays in a circuit simulator or delay calculator.
REFERENCES:
patent: 5031111 (1991-07-01), Chao et al.
patent: 5081602 (1992-01-01), Glover
patent: 5305229 (1994-04-01), Dhar
patent: 5359534 (1994-10-01), Fujiki et al.
patent: 5452224 (1995-09-01), Smith, Jr. et al.
patent: 5461579 (1995-10-01), Misheloff et al.
patent: 5659483 (1997-08-01), Rhodes et al.
patent: 5706206 (1998-01-01), Hammer et al.
patent: 5706477 (1998-01-01), Goto
patent: 5761080 (1998-06-01), DeCamp et al.
patent: 5787268 (1998-07-01), Sugiyama et al.
Narain D. Arora, etc.:"Modeling and Extraction of Interconnect Capacitances for Multilayer VLSI Circuits", IEEE Transactions on Computer-Aided Design of Integrated Circuits, vol. 15, No. 1 Jan. 1996, pp. 58-67.
Keh-Jeng Chang, etc., "Parameterized SPICE Subcircuits for Multilevel Interconnect Modeling and Simulation", IEEE Transactions on Circuits and Systems, vol. 39, No. 11, Nov. 1992, pp. 779-789.
Keh-Jeng Chang, etc., "HIVE: An Efficient Interconnect Capacitance Extractor to Support Submicron Multilevel Interconnect Designs", ACM/IEEE Proceedings of ICCAD, Nov. 1991, 4 pages.
Keh-Jeng Chang, etc., "Nondestructive Multilevel Interconnect Parameter Characterization for High-performance Manufacturable VLSI Technologies", IEEE Symposium VLSI Technology, 1993, pp. 135-136.
E. Chang, etc., "Using a Statistical Metrology Framework to Identify Systematic and Random Sources of Die-and Wafer-level ILD Thickness Variation in CMP Processes", IEEE, 1995, pp. 95-499.
G. C. Schwartz, etc., "The Effective Dielectric Constant of Silicon Dioxides Deposited in the Spaces Between Adjacent Conductors", J. Electrochem. Soc., vol. 139, No. 12, Dec. 1992, pp. L118-122.
C. Yu, T. Manug, etc., "Use of Short-Loop Electrical Measurements for Yield Improvement", IEEE Trans. Semi. Manu., vol. 8, No. 2, May 1995, pp. 150-159.
Chang Keh-Jeng
Kaufman Douglas
Walker Martin
Frequency Technology, Inc.
Kwek Edward C.
Trans Vincent N.
LandOfFree
System and method for extracting parasitic impedance from an int does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for extracting parasitic impedance from an int, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for extracting parasitic impedance from an int will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1874495