Excavating
Patent
1994-07-22
1996-07-09
Beausoliel, Jr., Robert W.
Excavating
371 48, G06F 1134
Patent
active
055353304
ABSTRACT:
A system for detecting and locating errors in printed wire assemblies contained in a device with capabilities of performing a power on self test (POST) comprised of testing subroutines. The system monitors the device during execution of the POST. If a run error occurs during the POST, the system, through its monitoring, receives an indication of the run error. The system then delivers to the device a command, external to the POST routine, which directs the POST routine to thereafter separately execute each of the testing subroutines of the POST. If a run error occurs in any testing subroutine as it is being separately executed, a signal indicative of the run error and particular testing subroutine in which it occurred is sent to the system. The system, in this manner, may track a particular printed wire assembly and, with information about where within the printed wire assembly execution steps of the particular testing subroutine occur, determine the source within the printed wire assembly of the failure which caused the run error.
REFERENCES:
patent: 4620302 (1986-10-01), Binoeder et al.
patent: 5245615 (1993-09-01), Treu
patent: 5371884 (1994-12-01), Ross
Ron White "How Computers Work" pp. 5-11, 1993.
Beausoliel, Jr. Robert W.
Decady Albert T.
Dell USA L.P.
Garrana Henry N.
Kahler Mark P.
LandOfFree
System and method for error location in printed wire assemblies does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for error location in printed wire assemblies , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for error location in printed wire assemblies will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1875360