Data processing: software development – installation – and managem – Software program development tool – Testing or debugging
Reexamination Certificate
2000-08-03
2004-03-02
Chaki, Kakali (Department: 2124)
Data processing: software development, installation, and managem
Software program development tool
Testing or debugging
Reexamination Certificate
active
06701518
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to data processing techniques and, in particular, to a system and method for reducing the adverse impact of assertion instructions to processor performance so that programmers will be encouraged to include assertion instructions in computer programs.
2. Related Art
Computer programmers often insert assertions into computer code to help ensure that the computer code runs free of errors. An assertion is a Boolean statement used in a computer program to test a condition that, if the program is operating correctly, should always evaluate to a certain logic level (e.g., should always evaluate as true or should always evaluate as false). Therefore, if the tested condition evaluates to another logic level, then the assertion test fails, and it is known that an error in the execution of the program has occurred. When an assertion test fails, the program is typically terminated, and an appropriate error message is generated.
Although assertion testing helps to ensure correct operability of a running computer program, the inclusion of assertion instructions (i.e., instructions that perform assertion testing) in the computer program reduces performance. In particular, the execution of assertion instructions consumes processor time, yet the assertion instructions do not affect the functionality of a correctly operating computer program. In this regard, assertion testing affects the functionality of a program only when the assertion test fails, and the assertion test should never fail, if the program is operating properly.
As a result, many computer programmers insert assertion instructions into a computer program and utilize the assertion instructions only when testing or debugging the computer program. After the testing or debugging phase, the computer programmer will recompile the program into a version that does not include instructions for performing assertion testing. In this regard, most compilers provide an option for removing assertion instructions from the program being compiled. When the programmer selects to have the assertion instructions removed, the compiler ignores the assertion instructions in the source program. Therefore, the compiled version of the source program does not include instructions that have been translated from the assertion instructions included in the source program.
Consequently, when the compiled program executes, no assertion testing is performed, thereby maximizing the efficiency of a processor in executing the compiled program. However, even though the compiled program has already been tested and debugged at this point, it is possible for the program to include bugs that were not detected during the testing and debugging phases. These bugs may cause errors detectable by assertion instructions had the assertion instructions not been removed at compile time. Therefore, the optimized performance of running the program without assertion testing may allow the occurrence of an error that otherwise would have been detected by the assertion testing.
Thus, a heretofore unaddressed need exists in the industry for providing a system and method of reducing the adverse impact of assertion instructions to processor performance such that assertion instructions may be included in a program without significantly affecting the processor's performance in executing the program.
SUMMARY OF THE INVENTION
The present invention overcomes the inadequacies and deficiencies of the prior art as discussed hereinbefore. Generally, the present invention relates to a system and method for reducing the adverse impact of assertion instructions to processor performance so that programmers will be encouraged to include assertion instructions in computer programs.
In architecture, the system of the present invention includes memory and a compiler. The memory stores a first program to be compiled by the compiler. The compiler, in compiling the first program, translates a first function of the first program into a second function of a second program. The first function has assertion instructions that are translated by the compiler into translated assertion instructions, which are included in the second function. In compiling the first program, the compiler enables selective execution, based on a run time input, of a portion of the translated assertion instructions that are included in the second function.
The present invention can also be viewed as providing a method for enabling selective assertion testing of computer programs based on run time inputs. The method can be broadly conceptualized by the following steps: translating a first function of a first computer program into a second function of a second computer program, the first function having assertion instructions, the second function having translated assertion instructions translated from the assertion instructions of the first function; detecting stall locations within the second function of said second computer program; inserting one of the translated assertion instructions into one of the stall locations in response to a detection of the one stall location in the detecting step; inserting a block of the translated assertion instructions into the second function; and enabling selective execution of the block of translated assertion instructions based on a run time input.
REFERENCES:
patent: 5450586 (1995-09-01), Kuzara et al.
patent: 5450588 (1995-09-01), Hoxey
patent: 5758061 (1998-05-01), Plum
patent: 5784553 (1998-07-01), Kolawa et al.
patent: 6253317 (2001-06-01), Knapp et al.
patent: 6263302 (2001-07-01), Hellestrand et al.
patent: 6463582 (2002-10-01), Lethin et al.
patent: 2003/0023834 (2003-01-01), Kalafatis et al.
Yin, H and Bieman, J., “Improving software testability with assertion insertion”, Oct. 1994, Proc. International Test Conference, pp. 831-839.*
Jonathan Cook, “Assertions in C++”, Jun. 1994.*
David Weintraub, “Assertive Comments in APL Programming”, May 1986, Proceedings of the international conference on APL, vol. 16 Issue 4.*
ISO/IEC 9899:1999(E) Programming Language C, Sec. 7.2-7.2.1.1, p. 169.
Dwyer Lawrence D. K. B.
Thompson Carol L.
Chaki Kakali
Hewlett--Packard Development Company, L.P.
Vu Tuan
LandOfFree
System and method for enabling efficient processing of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for enabling efficient processing of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for enabling efficient processing of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3275569