System and method for emulating memory

Details System and method for emulating memory System and method for emulating memory

1996-02-06

1998-10-06

Teska, Kevin J.

Boots, shoes, and leggings

39518904, 364488, 364578, G06F 9455

Patent

active

058190651

ABSTRACT:
A system and method for emulating memory designs is described. The system includes a time sliced logic emulator. The time sliced logic emulator emulates the functions performed in one cycle of a target design by emulating portions of the functions in a set of time slices. That is, a set of time slices represents a single clock cycle in the target design. The system emulates many different types of memory designs included in the target design. The system includes an emulation memory. The memory designs are mapped to the emulation memory via a programmable address generation block. For a given time slice, the programmable address generation block generates an address that maps all or part of a memory design address to an emulation memory address. The programmable address generation block allows multiple memory designs to be mapped to a single emulation memory and allows a single memory design to be mapped to multiple emulation memories. Thus, over multiple time slices, the system can emulate many different types of memories.

REFERENCES:
patent: 3955180 (1976-05-01), Hirtle
patent: 4277827 (1981-07-01), Carlson et al.
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4357678 (1982-11-01), Davis
patent: 4527249 (1985-07-01), Van Brunt
patent: 4583169 (1986-04-01), Cooledge
patent: 4587625 (1986-05-01), Marino et al.
patent: 4642759 (1987-02-01), Foster
patent: 4656580 (1987-04-01), Hitchcock, Sr. et al.
patent: 4695968 (1987-09-01), Sullivan, II et al.
patent: 4697241 (1987-09-01), Lavi
patent: 4725971 (1988-02-01), Doshi et al.
patent: 4769817 (1988-09-01), Krohn et al.
patent: 4782461 (1988-11-01), Mick et al.
patent: 4787061 (1988-11-01), Nei et al.
patent: 4787062 (1988-11-01), Nei et al.
patent: 4819150 (1989-04-01), Jennings et al.
patent: 4862347 (1989-08-01), Rudy
patent: 4868822 (1989-09-01), Scott et al.
patent: 4879646 (1989-11-01), Iwasaki et al.
patent: 4914612 (1990-04-01), Beece et al.
patent: 4954942 (1990-09-01), Masuda et al.
patent: 4958315 (1990-09-01), Balch
patent: 4972334 (1990-11-01), Yamabe et al.
patent: 5025364 (1991-06-01), Zellmer
patent: 5031129 (1991-07-01), Powell et al.
patent: 5036473 (1991-07-01), Butts et al.
patent: 5068812 (1991-11-01), Schaefer et al.
patent: 5084824 (1992-01-01), Lam et al.
patent: 5109353 (1992-04-01), Sample et al.
patent: 5114353 (1992-05-01), Sample
patent: 5126966 (1992-06-01), Hafeman et al.
patent: 5259006 (1993-11-01), Price et al.
patent: 5291584 (1994-03-01), Challa et al.
patent: 5321828 (1994-06-01), Phillips et al.
patent: 5325365 (1994-06-01), Moore et al.
patent: 5329470 (1994-07-01), Sample et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5331571 (1994-07-01), Aronoff et al.
patent: 5345580 (1994-09-01), Tamaru et al.
patent: 5352123 (1994-10-01), Sample et al.
patent: 5377123 (1994-12-01), Hyman
patent: 5386550 (1995-01-01), Yumioka et al.
patent: 5396498 (1995-03-01), Lestral et al.
patent: 5425036 (1995-06-01), Liu et al.
patent: 5437037 (1995-07-01), Furuichi
patent: 5448496 (1995-09-01), Butts et al.
patent: 5448522 (1995-09-01), Huang
patent: 5452231 (1995-09-01), Butts et al.
patent: 5452239 (1995-09-01), Dai et al.
patent: 5473765 (1995-12-01), Gibbons et al.
patent: 5475624 (1995-12-01), West
patent: 5475830 (1995-12-01), Chen et al.
patent: 5477475 (1995-12-01), Sample et al.
patent: 5515525 (1996-05-01), Grynberg et al.
patent: 5551013 (1996-08-01), Beausoleil et al.
patent: 5563829 (1996-10-01), Huang
patent: 5572710 (1996-11-01), Asano et al.
patent: 5640542 (1997-06-01), Whitsel et al.
SimExpress Specifications, Mentor Graphic, SimExpress.TM. Hardware Emulator.
Maliniak, Lisa, "Pin Multiplexing Yields Low-Cost Logic Emualtion", Electronic Design, Jan. 22, 1996.
Goering, R., "Emulation for the masses", Electronic Engineering Times, Jan. 29, 1996, p. 63.
Agarwal, Anant, "Virtual Wires.TM.: a Technology for Massive Multi-FPGA Systems," Virtual Machine Works, pp. 1-24.
Agarwal, Anant, "Virtual Wires.TM.: a Technology for Massive Multi-FPGA Systems", Virtual Marchine Works (no publication date given).
"Virtual Wires Published Papers", URL, http:/cag-www.lcs.mit.edu/vwires/papers/index.html, Mar. 26, 1997.
`VHDL Mixed-Levl Fault Simulator, URL, http://www.ikos.com/products/voyagerfs/index.html, Mar. 26, 1997.
VirtualLogic SLI Emulation System, Virtual Logic SLI:, URL, http://www.ikos.com/products/vlsi, Mar. 26, 1997.
"Logic Emulation for the Masses Arrives", URL, http://www.ikos.com/company
ews/pr960916.html, Mar. 26, 1997.
"Ikos Systems to Acquire Virtual Machine Works", URL, http://www.ikos.com/company
ews/pr960311.html, Mar. 26, 1997.

Affiliated with

Also associated with

Rating

System and method for emulating memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for emulating memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for emulating memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-90490