System and method for efficient CABAC clock

Details System and method for efficient CABAC clock System and method for efficient CABAC clock

2004-11-04

2010-06-22

Payne, David C (Department: 2611)

Pulse or digital communications

Receivers

C713S500000

Reexamination Certificate

active

07742544

ABSTRACT:
A system and method that process data in a circuitry utilizing two clocks. The two clocks may be an offset version of one another. Utilizing two clocks to processes the data may consume fewer clock cycles than using only one clock. The circuitry may comprise registers and a memory, wherein one register may receive a location of information in the memory, which may then be read from the received location. The one register may utilize a first of the two clocks, and the reading from the memory may utilize the second of the two clocks. The circuitry may comprise a portion of a CABAC decoder.

REFERENCES:
patent: 7030647 (2006-04-01), White et al.
patent: 2002/0078276 (2002-06-01), Hung
patent: 2003/0215018 (2003-11-01), MacInnis
patent: 2004/0240559 (2004-12-01), Prakasam
patent: 2004/0255188 (2004-12-01), Lo
patent: 2004/0260739 (2004-12-01), Schumann
patent: 2005/0232505 (2005-10-01), Pearson et al.
patent: 2005/0259747 (2005-11-01), Schumann

Affiliated with

Also associated with

Rating

System and method for efficient CABAC clock does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for efficient CABAC clock, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for efficient CABAC clock will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4172947