Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2008-06-24
2008-06-24
Shah, Kamini (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S013000, C703S016000
Reexamination Certificate
active
07392170
ABSTRACT:
A system for dynamically compressing circuit components during simulating of a circuit having a hierarchical data structure includes a simulator module having one or more computer programs for 1) selecting a group of leaf circuits from the first and second branches for simulation, 2) if two or more leaf circuits of the circuit having a substantially same isomorphic behavior, representing the two or more leaf circuits as a merged leaf circuit, 3) creating a first port connectivity interface dynamically for the group of leaf circuits in response to the merged leaf circuit, where the first port connectivity interface communicates changes in signal conditions among the group of leaf circuits, and 4) simulating the group of leaf circuits in accordance with the first port connectivity interface. Since the system dynamically compresses two or more leaf circuits which demonstrate substantially same isomorphic behavior into a merged leaf circuit, there are less number of circuits in the dynamic database and less number of computations are performed during simulation. Therefore, the system uses less memory and achieves higher simulation performance.
REFERENCES:
patent: 4942536 (1990-07-01), Watanabe et al.
patent: 5446676 (1995-08-01), Huang et al.
patent: 5553008 (1996-09-01), Huang et al.
patent: 5910898 (1999-06-01), Johannsen
patent: 6026226 (2000-02-01), Heile et al.
patent: 6035107 (2000-03-01), Kuehlmann et al.
patent: 6083271 (2000-07-01), Morgan
patent: 6237126 (2001-05-01), Bonitz
patent: 6301687 (2001-10-01), Jain et al.
patent: 6339836 (2002-01-01), Eisenhofer et al.
patent: 6374205 (2002-04-01), Kuribayashi et al.
patent: 6449761 (2002-09-01), Greidinger et al.
patent: 6553543 (2003-04-01), Weber
patent: 6571377 (2003-05-01), Narita
patent: 6577992 (2003-06-01), Tcherniaev et al.
patent: 6807520 (2004-10-01), Zhou et al.
patent: 6865525 (2005-03-01), Zhong
patent: 2003/0237067 (2003-12-01), Mielke et al.
patent: 2004/0078767 (2004-04-01), Burks et al.
Celestry Design Technologies, Inc. (2001).Celestry BSIM Pro+™ Basic Operations, User Manual, Version 2001.3, Table of Contents, pp. iii-xiii.
Celestry Design Technologies, Inc. (2001).Celestry BSIM Pro+™ Device Modeling Guide, Version 2001.3, Table of Contents, pp. iii-xii.
Celestry Design Technologies, Inc. (2001). Chapters 3,4,6, and 8 InCelestry BSIM Pro+™ Basic Operations, User Manual, Version 2001.3, pp. vii-xiv, 3.1-4.32, 6.1-6.14, and 8.1-8.54.
Celestry Design Technologies, Inc. (Sep. 2001). Chapters 1 and 2 InCelestry BSIM Pro+™ Device Modeling Guide, Version 2001.3, pp. i-xii, 1.1-2.50.
Kong Jun
McGaughy Bruce W.
Cadence Design Systems Inc.
Chan Thomas
Shah Kamini
Silver David
Wheelock Chan LLP
LandOfFree
System and method for dynamically compressing circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for dynamically compressing circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for dynamically compressing circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2803347