System and method for detecting the DRAM architecture in a compu

Details System and method for detecting the DRAM architecture in a compu System and method for detecting the DRAM architecture in a compu

1996-02-02

1998-01-13

Chan, Eddie P.

39549701, 39518318, 395401, G06F 1202, G06F 1100

Patent

active

057087911

ABSTRACT:
A system and method cause the computer to automatically detect whether the computer implements a DRAM, and, if so, the architecture of the DRAM. More particularly, the system and method determine the requisite READ protocol for implementing the DRAM, and thus determine whether the DRAM implements a fast page (FP) architecture, an extended data out (EDO) architecture, or a burst extended data out (BEDO) architecture, since each architecture implements a unique READ protocol. From the analysis, the system and method determine if the DRAM is faulty, nonexistent, or of an unknown type. If the DRAM is faulty or of an unknown type, the system and method disable the DRAM.

REFERENCES:
patent: 5175835 (1992-12-01), Beighe et al.
patent: 5423028 (1995-06-01), Schieve et al.
patent: 5568651 (1996-10-01), Medina et al.

Affiliated with

Also associated with

Rating

System and method for detecting the DRAM architecture in a compu does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for detecting the DRAM architecture in a compu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for detecting the DRAM architecture in a compu will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-333399