Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2005-05-10
2005-05-10
Cuneo, Kamand (Department: 2829)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S759030
Reexamination Certificate
active
06891389
ABSTRACT:
A method for detecting quiescent current in an integrated circuit is provided that includes detecting a magnetic field generated by the quiescent current and in response generating a magnetic field signal that is indicative of the detected magnetic field. The magnetic field signal is then amplified and converted into a differential voltage signal. The differential voltage signal is then converted into a digital format.
REFERENCES:
patent: 4677380 (1987-06-01), Popovic et al.
patent: 5570034 (1996-10-01), Needham et al.
patent: 5850129 (1998-12-01), Yoshino
patent: 6404291 (2002-06-01), Riley
J. Lin and M. Milkovic, “Performance Limitations of Stochastic Sensors,”Midwest Symposium on Circuits and Systems, Aug. 1992.
P. Nigh, W. Needham, K. Butler, P. Maxwell and R. Aitken, An Experimental Study Comparing the Relative Effectiveness of Functional, Scan, IDDq and Delay-fault Testing,IEEE Int'l ASIC Conference,1996.
J. Rius and J. Figueras, “Dynamic Characterization of Built-In Current Sensors Based on PN Junctions: Analysis and Experiments,”Journal of Electronic Testing: Theory and Applications, vol. 9, No. 3, Dec. 1996.
J.M. Soden and C.F Hawkins, “IDDQTesting and Defect Classes—A Tutorial,”IEEE Custom Integrated Circuits Conference, 1995.
K.M. Wallquist, “On the Effect of ISSQTesting in Reducing Early Failure Rate,”IEEE Int'l Test Conference, 1995.
T.R. Henry and T. Soo, “Burn-In Elimination of a High Volume Microprocessor Using IDDQ,”IEEE Int'l Test Conference, 1996.
T.W. Williams, R. Kapur, M.R. Mercer, R.H. Dennard and W. Maly, Iddq Test: Sensitivity Analysis of Scaling,IEEE Int'l Test Conference, 1996.
D.M.H. Walker, “Requirements for Practical IDDQTesting of Deep Submicron Circuits,”IEEE Int'l Workshop on Defect Based Training, Apr. 2000.
P.C. Maxwell, R.C. Aitken, K.R. Kollitz and A.C. Brown, “IDDQ and AC Scan: The War Against Unmodelled Defects,”IEEE Int'l Test Conference, 1996.
T. Meneghini and D. Josephson, “IDDQTesting of a 180MHZHP PA-RISC Microprocessor with Redundancy Programmed Caches,”IEEE Int'l Workshop on IDDQ Testing, Nov. 1997.
P. Nigh, D. Vallett, A. Patel and J. Wright, “Failure Analysis of Timing and IDDq-only Failures from the SEMATECH Test Methods Experiment,”IEEE Int'l Test Conference, 1998.
T.A. Unni and D.M.H. Walker, Model-Based IDDQPass/Fail Limit Setting,IEEE Int'l Workshop on IDDQ Testing, Nov. 1998.
A.E. Gattiker and W. Maly, “Current Signatures: Application,”IEEE Int'l Test Conference, 1997.
C. Thibeault, “On the Comparison of Δ IDDQand IDDQTesting,”IEEE VLSI Test Symposium, Apr. 1999.
C. Thibeault, “An Histogram Based Procedure for Current Testing of Active Defects,”IEEE Int'l Test Conference, 1999.
A.C. Miller, “IDDQ Testing in Deep Submicron Integrated Circuits,”IEEE Int'l Test Conference, 1999.
P. Maxwell, P. O'Neill, R. Aitken, R. Dudley, N. Jaarsma, M. Quach and D. Wiseman, “Current Ratios: A Self-Scaling Technique for Production IDDQ Testing,”IEEE Int'l Test Conference, 1999.
S. Jandhyala, H. Balachandran, S. Menon and A. Jayasumana, “Clustering Based Identification of Faulty ICs Using IDDQTests,”IEEE Int'l Workshop on IDDQ Testing, Nov. 1998.
S. Jandhyala, H. Balachandran, A.P. Jayasumana, “Clustering Based Techniques for IDDQTesting,”IEEE Int'l Test Conference, 1999.
S. Hentschke, S. Rohrer and N. Reifschneider, “Stochastic Magnetic Field Micro-Sensor,”IEEE Int'l ASIC Conference, 1996.
J.P.M. van Lammeren, “ICCQ: a Test Method for Analogue VLSI Based on Current Monitoring,”IEEE Int'l Workshop on IDDQ Testing, 1997.
K. Nose and T. Sakurai, Micro IDDQ Test Using Lorentz Force MOSFET's,IEEE Symposium on VLSI Technology, 1999.
F.J. Kub and C.S. Scott, “Multiple-Gate Split-Drain MOSFET Magnetic-Field Sensing Device and Amplifier,”International Electron Devices Meeting, 1992.
H.-M. Yang, Y.-C. Huang, T.-F Lei, C.-L. Lee and S.-C. Chao, “High-resolution MOS Magnetic Sensor with Thin Oxide in Standard Submicron CMOS Process,”Sensors and Actuators, vol. A57, 1996.
J.W.A. von Kluge and W.A. Langheinrich, “An Analytical Model of MAGFET Sensitivity Including Secondary Effects Using a Continuous Description of the Geometric Correction Factor G,”IEEE Transactions on Electron Devices, vol. 46, No. 1, Jan. 1999.
S. Hentschke, “Digital Stochastic Magnetic-Field Detection,”Sensors and Actuators, vol. A57, 1996.
H.J.M. Veendrick, “The Behavior of Flip-Flops Used as Synchronizers and Prediction of Their Failure Rate,”IEEE Journal of Solid-State Circuits, vol. SC-15, No. 2, Apr. 1980.
A.D. Singh, “Experiments with an On-Chip IDDQ Current Sensor for VLSI Testing,”IEEE Int'l Workshop on IDDQ Testing, 1995.
Kim Hoki
Walker Duncan M.
Baker & Botts L.L.P.
Cuneo Kamand
Nguyen Trung Q.
The Texas A&M University System
LandOfFree
System and method for detecting quiescent current in an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for detecting quiescent current in an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for detecting quiescent current in an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3397579