System and method for destructive purge of memory device

Details System and method for destructive purge of memory device System and method for destructive purge of memory device

2007-02-20

2007-02-20

Mai, Son L. (Department: 2827)

Static information storage and retrieval

Floating gate

Data security

C365S185290, C365S185330, C365S218000

Reexamination Certificate

active

11332197

ABSTRACT:
A memory purge system destructively purges the memory circuits of a memory device. The system includes a power supply for supplying a selectable voltage and current. Switching circuits electrically connect the power supply to the memory circuits of the memory device. A controller selects a voltage and current supplied by the power supply and activates the switching circuit to apply the voltage and current to the memory circuits. The controller determines whether the memory circuits have been destroyed by monitoring current flow into the memory circuits.

REFERENCES:
patent: 4583204 (1986-04-01), Takemae et al.
patent: 4783801 (1988-11-01), Kaule
patent: 5027397 (1991-06-01), Double et al.
patent: 5572696 (1996-11-01), Sonobe
patent: 5758121 (1998-05-01), Fukuzumi
patent: 6292898 (2001-09-01), Sutherland
patent: 6320787 (2001-11-01), Ikeda
patent: 6819590 (2004-11-01), Goda et al.
patent: 2006/0044899 (2006-03-01), Ellis et al.
patent: 2006/0087882 (2006-04-01), Kinsley
patent: 2006/0152173 (2006-07-01), Erez

Affiliated with

Also associated with

Rating

System and method for destructive purge of memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for destructive purge of memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for destructive purge of memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3820010