Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2000-06-09
2008-08-12
Shah, Kamini S (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S001000, C703S013000, C703S020000
Reexamination Certificate
active
07412369
ABSTRACT:
There is disclosed an apparatus for designing and optimizing a memory for use in an embedded processing system. The apparatus comprises: 1) a simulation controller for simulating execution of a test program to be executed by the embedded processing system; 2) a memory access monitor for monitoring memory accesses to a simulated memory space during the simulated execution of the test program, wherein the memory access monitor generates memory usage statistical data associated with the monitored memory accesses; and 3) a memory optimization controller for comparing the memory usage statistical data and one or more predetermined design criteria associated with the embedded processing system and, in response to the comparison, determining at least one memory configuration capable of satisfying the one or more predetermined design criteria.
REFERENCES:
patent: 6052524 (2000-04-01), Pauna
patent: 6263302 (2001-07-01), Hellestrand et al.
patent: 6604067 (2003-08-01), Abraham et al.
T Vinod Kumar Gupta & Purvesh Sharma. “Processor Evaluation in an Embedded Systems Design Environment B. Tech Project.” May 1999 Deparment of Computer Science & Engineering Indian Institute of Technology, Delhi.
T.V.K. Gupta, Purvesh Sharma, M. Balakrishnan & Sharad Malik. “Professor Evaluation in an Embedded Systems Design Environment.”, Jan. 2000, VLSI Design 2000, 13th Annual International Conference.
Barry Shackleford , Mitsuhiro Yasuda, Etsuko Okushi, Hisao Koizumi, Hiroyuki Tomiyama & Hiroto Yasuura. “Memory-CPU size optimization for embedded system designs.” 1997 Annual ACM IEEE Design Automation Conference.
J. Takala, M. Kuulusa, P. Ojala & J. Nurmi. “Enhanced DSP core for embedded applications.” Signal Processing Systems, 1999. SiPS 99. 1999 IEEE Workshop on , Oct. 20-22, 1999.
Gupta, T.V.K.; Sharma, P.; Balakrishnan, M.; Malik, S.; “Processor evaluation in an embedded systems design environment”, VLSI Design, 2000. Thirteenth International Conference on , Jan. 3-7, 2000, pp. 98-103.
Panda, P.R.; Dutt, N.D.; Nicolau, A.; “Local memory exploration and optimization in embedded systems”, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 18 , Issue: 1 , Jan. 1999, pp. 3-13.
Prete, C.A.; Graziano, M.; Lazzarini, F.; “The ChARM tool for tuning embedded systems”, Micro, IEEE, vol. 17, Issue: 4, Jul.-Aug. 1997, pp. 67-76.
Abraham, S.G.; Mahlke, S.A.; “Automatic and efficient evaluation of memory hierarchies for embedded systems”, Microarchitecture, 1999. Micro-32. Proceedings. 32nd Annual International Symposium on, Nov. 16-18, 1999, pp. 114-125.
Gries, M.; “The impact of recent DRAM architectures on embedded systems performance”, Euromicro Conference, 2000. Proceedings of the 26th , vol. 1 , Sep. 5-7, 2000, pp. 282-289 vol. 1.
Kuulusa, M.; Nurmi, J.; Takala, J.; Ojala, P.; Herranen, H.; “A flexible DSP core for embedded systems”, Design & Test of Computers, IEEE, vol. 14 , Issues: 4 , Oct.-Dec. 1997, pp. 60-68.
Shackleford, B.; Yasuda, M.; Okushi, E.; Koizumi, H.; Tomiyama, H.; Yasuura, H.; “Memory-CPU Size Optimization For Embedded System Designs”, Design Automation Conference, 1997. Proceedings of the 34th, Jun. 9-13, 1997, pp. 246-251.
Danckaert, K.; Catthoor, F.; De Man, H.; “System level memory optimization for hardware-software co-design”, Hardware/Software Codesign, 1997. (Codes/Cashe '97), Proceedings of the Fifth International Workshop on, Mar. 24-26, 1997, pp. 55-59.
Halambi, A.; Grun, P.; Ganesh, V.; Khare, A.; Dutt, N.; Nicolau, A.; “Expression: a language for architecture exploration through compiler/simulator retargetability”, Design, Automation and Test in Europe Conference and Exhibition 1999. Proceedings, Mar. 1999.
Sudhakar, P. Rama; Kumar, Shashi; “Specification of Architecture Template for Embedded System Design”, Department of Computer Science and Engineering Indian Institute of Technology, Deli; Dec. 1999.
Progress Report for “Asset: Automated SynthesiS of Embedded Systems A methodology for Heterogenous Implementations of Real Time Embedded Systems for Vision/Image Processing”, Department of Computer Science and Engineering Indian Institute of Technology.
Catthoor, F.; Dutt, N.D.; Kozyrakis, C.E.; “How to solve the current memory access and data transfer bottlenecks: at the processor architecture or at the compiler level?”, Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings.
Panda, P.R.; Dutt, N.D.; Nicolau, A.; “Architectural exploration and optimization of local memory in embedded systems”, System Synthesis, 1997. Proceedings., Tenth International Symposium on, Sep. 17-19, 1997, pp. 90-97.
Giorgi et al., “An Educational Environment for Program Behavior Analysis and Cache Memory Design”, 1997 Frontiers in Education Conference, Proceedings of Teaching and Learning in an Era of Change, 1997, vol. 3, pp. 1243-1248.
Coumeri et al., “Memory Modeling for System Synthesis”, Proceedings of 1998 International Symposium on Low Power Electronics and Design, Aug. 1998, pp. 179-184.
Magnusson et al., “Efficient Memory Simulation in SimICS”, Proceedings of the 28th Annual Simulation Symposium, Apr. 1995, pp. 62-73.
Day Herng-der
Jorgenson Lisa K.
Munck William A.
Shah Kamini S
STMicroelectronics Inc.
LandOfFree
System and method for designing and optimizing the memory of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for designing and optimizing the memory of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for designing and optimizing the memory of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4017780