System and method for DC offset compensation and bit...

Details System and method for DC offset compensation and bit... System and method for DC offset compensation and bit...

2007-06-12

2007-06-12

Tran, Khanh (Department: 2611)

Pulse or digital communications

Receivers

Automatic baseline or threshold adjustment

Reexamination Certificate

active

10035567

ABSTRACT:
A system and method for compensating for DC offset and/or clock drift on a wireless-enabled device is described. One embodiment includes a radio module, an A/D converter connected to the radio module, a DC tracking loop connected to the A/D converter, and a multi-hypothesis bit synchronizer.

REFERENCES:
patent: 5566214 (1996-10-01), Kroeger et al.
patent: 5629960 (1997-05-01), Dutkiewicz et al.
patent: 5640416 (1997-06-01), Chalmers
patent: 5644600 (1997-07-01), Kawai
patent: 5654991 (1997-08-01), Andren et al.
patent: 5724384 (1998-03-01), Kim et al.
patent: 5768323 (1998-06-01), Kroeger et al.
patent: 5818544 (1998-10-01), Han
patent: 5844935 (1998-12-01), Shoji
patent: 5867525 (1999-02-01), Giallorenzi et al.
patent: 6141372 (2000-10-01), Chalmers
patent: 6229839 (2001-05-01), Levin et al.
patent: 6236648 (2001-05-01), Umetsu
patent: 6370205 (2002-04-01), Lindoff et al.
patent: 6643336 (2003-11-01), Hsieh et al.
patent: 6873666 (2005-03-01), Chen
Specification of the Bluetooth System, Wireless Connections Made Easy v. 1.0B Dec. 1, 1999, pp. 1-1080Specification vol. 1.

Affiliated with

Also associated with

Rating

System and method for DC offset compensation and bit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for DC offset compensation and bit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for DC offset compensation and bit... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3821391