System and method for data multiplexing within geometry processi

Computer graphics processing and selective visual display system – Computer graphic processing system – Plural graphics processors

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

345505, 345520, G06T 120

Patent

active

059991968

ABSTRACT:
A 3-D graphics accelerator which includes a command block or preprocessor, a plurality of floating point processors or blocks, and one or more draw processors or blocks. The 3-D graphics accelerator includes a plurality of direct data channels or point-to-point buses, collectively referred to as the CF bus, which connect the command preprocessor to each of the plurality of floating point processors. The 3-D graphics accelerator also includes a plurality of direct data channels or point-to-point buses, collectively referred to as the FD bus, which connect the plurality of floating point processors to each of the draw processors. The system of the present invention also implements a bus from the command preprocessor directly to the draw processors, referred to as the CD bus, which uses portions of the above direct data channels. The CD bus shares or "borrows" the data lines from the CF bus and the FD bus and uses the floating point processors as buffer chips. This allows implementation of a "logical" bus while using existing bus lines.

REFERENCES:
patent: 5345554 (1994-09-01), Lippincott et al.
patent: 5392393 (1995-02-01), Deering
patent: 5408605 (1995-04-01), Deering
patent: 5434967 (1995-07-01), Tannenbaum et al.
patent: 5440682 (1995-08-01), Deering
patent: 5463732 (1995-10-01), Taylor et al.
patent: 5485559 (1996-01-01), Sakaibara et al.
patent: 5517611 (1996-05-01), Deering
patent: 5821949 (1998-10-01), Deering
Computer Graphics, 26, 2, Jul. 1992, "Pixel Flow: High Speed Rendering Using Image Composition", Molnar et al pp. 231-240.
Deering, et al., "FBRAM: A New Form of Memory Optimized for 3D Graphics," Computer Graphics Proceedings, Annual Conference Series, 1994, pp. 167-174.
Deering, Michael, "Geometry Compression," Computer Graphics Proceedings, Annual Conference Series, 1995, pp. 13-20.
Deering et al., "Leo: A System for Cost Effective 3D Shaded Graphics," Computer Graphics Proceedings, Annual Conference Series, 1993, pp. 101-108.
Steven Molnar, John Eyles, John Poulton, "PixelFlow: High-Speed Rendering Using Image Composition," Dept. of Computer Science, Univ. of North Carolina, Chapel Hill, 1992, pp. 231-240.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for data multiplexing within geometry processi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for data multiplexing within geometry processi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for data multiplexing within geometry processi will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-829730

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.