Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels
Reexamination Certificate
1998-10-01
2002-08-27
Kizou, Hassan (Department: 2662)
Multiplex communications
Communication techniques for information carried in plural...
Combining or distributing information via time channels
C370S466000, C370S503000, C370S505000, C710S100000, C712S300000, C714S100000
Reexamination Certificate
active
06442178
ABSTRACT:
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT
Not Applicable.
TECHNICAL FIELD
The present invention relates to the field of data communications, and more particularly, to the field of data alignment in a communications system.
BACKGROUND INFORMATION
In data communications, data is generally transmitted in a serial communications format through current networks. It is often the case that the data to be transmitted between two data endpoints is packaged according to specific data communications protocols to facilitate the transmission across the particular network in question. This packaging may include the addition of network management and other information such as headers and trailers to the data to facilitate transmission based upon the dictates of the particular protocol employed. Such packaging is generally termed “framing” in the art.
Some of these protocols may include, for example, data transmission using time division multiplexing (TDM) approaches such T
1
and E
1
standards known in the art. Other example standards may include high-level data link control (HDLC) or asynchronous transfer mode (ATM). Each of these protocols have their own applications and goals in terms of history, performance, error-immunity, flexibility, and other factors. Consequently, each of these protocols employ framing procedures by which data is packaged for transmission across the various networks employed. These protocols are generally incompatible and require translation or conversion to transmit data in a transmission link that employs two or more protocols in two or more different segments.
The conversion from one protocol to another requires specific framing technology to accomplish the task. With a myriad of standards between which conversion is possible, many different dedicated protocol conversion units have been developed to accomplish the specific conversion tasks presented. The typical protocol conversion unit is labeled “dedicated” above because such units generally employ dedicated circuits which are capable only of performing the conversion from one specific protocol to another. The result of this fact is a multitude of protocol conversion units on the market to accomplish the individual conversion tasks, thereby diminishing efficiencies to be obtained by mass production.
It is also the case that new communications standards are developed as data communication technology develops over time. Often times, a particular standard may be in flux while discussion ensues among those skilled in the art until agreement on concrete provisions articulating a standard is reached. Consequently, it is difficult to develop data communications technology that employs an up and coming standard until the standard is settled. In the competitive world of data communications technology production, it is desirable to produce products to meet these new standards as quickly as is possible after a standard is finalized so as to compete in the marketplace.
BRIEF SUMMARY OF THE INVENTION
It is an objective of the present invention to provide for technology which can achieve protocol conversions between any number of protocols to obtain the efficiencies of mass production and feature the flexibility allowing the unit to be quickly adapted to new data communications protocols as they develop. In addition, there is a second objective to provide for corresponding circuits which can perform specific tasks in conjunction with the aforementioned protocol conversions. For example, some protocols require the performance of byte alignment and other similar functions.
In furtherance of these and other objectives, the present invention entails a parallel-to-serial-to-parallel (PSP) circuit that interfaces with a data bus, preferably with a processor, for byte alignment and other operations. The PSP circuit includes an input bit shift register having a predetermined number of register positions and an output bit shift register with the same number of register positions. The output of the input bit shift register is fed into the output bit shift register through a multiplexer. The input bit shift register may receive a bit write from a bit bus, a partial parallel write from a data bus with corresponding data validity data received on a shadow bus, and full parallel write from the data bus. The output bit shift register may transmit a bit read to the bit bus or a full parallel read to the data bus. Data received is shifted to the output bit shift register and compiled into full parallel data or read out as single bits. Offset bits may be introduced in the data stream for data alignment. The present invention also provides a further advantage of including the ability to perform various bit stuffing and bit scrambling operations.
In accordance with another aspect of the present invention, a method is provided for achieving byte alignment and other objectives, comprising the steps of reading a predetermined number of bits from a data bus, the predetermined number of bits being out of alignment relative to the data bus. Secondly, the step of shifting the predetermined number of bits into alignment with the data bus is performed, and finally the aligned data is written to the data bus in either a fill parallel write or to the bit bus in a bit write.
Other features and advantages of the present invention will become apparent to one with skill in the art upon examination of the following drawings and detailed description. It is intended that all such additional features and advantages be included herein within the scope of the present invention, as defined by the claims.
REFERENCES:
patent: 3983380 (1976-09-01), Sharif et al.
patent: 4011548 (1977-03-01), Panigrahi
patent: 4167028 (1979-09-01), Tobey
patent: 5257325 (1993-10-01), Casparian et al.
patent: 5341371 (1994-08-01), Simpson
patent: 5400349 (1995-03-01), Tom
patent: 5471466 (1995-11-01), Cooperman
patent: 5696928 (1997-12-01), Grewe et al.
patent: 5822620 (1998-10-01), Malik et al.
patent: 5857083 (1999-01-01), Venkat
patent: 5948111 (1999-09-01), Taylor et al.
patent: 5991852 (1999-11-01), Bagley
patent: 6006343 (1999-12-01), Whetsel
patent: 6141716 (2000-10-01), Kwon
patent: 6192498 (2001-02-01), Arato
Al Chamë, “Applications Information Interfacing the 68360 (QUICC) to T1/E1 Systems,” Motorola Semi-conductor Technical Information, http://www.mot.com
etcom/docs/pubs/360toT1.html, Dec. 4, 1996.
“Communications Processor Module (CPM),” Motorola MC68360 Quad Integrated Communications Controller User's Manual, rev. 1, ch. 7, Dec. 4, 1996, pp. 7-1-7-381.
Arato Laszlo
Massaad Emile G.
GlobespanVirata Inc.
Kizou Hassan
Logsdon Joe
Thomas Kayden Horstemeyer & Risley
LandOfFree
System and method for data alignment in a communication system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for data alignment in a communication system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for data alignment in a communication system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2916889