System and method for converting read cycles into write cycles f

Details System and method for converting read cycles into write cycles f System and method for converting read cycles into write cycles f

1996-04-22

1998-12-15

Shin, Christopher B.

395825, 395885, 395306, 395281, 395309, G06F 1300

Patent

active

058505717

ABSTRACT:
A system and method for increasing the performance of read cycles in instrumentation systems having multiple interconnected buses by converting the read cycles into write cycles and taking advantage of the write posting and FIFO buffering capabilities of the bus interface logic between each of the interconnected buses. When a requestor device desires to initiate a read cycle of memory situated on the same or a different bus, the requestor device first creates a data transfer packet containing information about the desired data. The requestor device then generates a write cycle to DMA logic situated near the memory desired to be read. The DMA logic uses the 32 bit address provided from the requestor device, to obtain information about the transfer and then initiates DMA write cycles to perform the desired transfer. Since each bus interface bridge includes write posting capability, the write operation can be performed much more efficiently than a read operation. The write posting capability requires that only (one) bus be tied up at a given time, and thus write cycles perform much more efficiently. The present invention is also capable of operating in either direction.

REFERENCES:
patent: 5287457 (1994-02-01), Arimilli et al.
patent: 5566306 (1996-10-01), Ishida
patent: 5619728 (1997-04-01), Jones et al.
patent: 5621902 (1997-04-01), Cases et al.
patent: 5642489 (1997-06-01), Bland et al.
patent: 5655151 (1997-08-01), Bowes et al.
patent: 5659696 (1997-08-01), Amini et al.
patent: 5659749 (1997-08-01), Mitchell et al.
patent: 5664092 (1997-09-01), Waites
patent: 5664117 (1997-09-01), Shah et al.
patent: 5664142 (1997-09-01), Boldt et al.
patent: 5678063 (1997-10-01), Odom et al.
patent: 5692211 (1997-11-01), Gulick et al.
patent: 5694333 (1997-12-01), Andrade et al.
patent: 5708779 (1998-01-01), Graziano et al.
patent: 5721839 (1998-02-01), Callison et al.

Affiliated with

Also associated with

Rating

System and method for converting read cycles into write cycles f does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for converting read cycles into write cycles f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for converting read cycles into write cycles f will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1465000