Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Patent
1997-10-03
2000-05-16
Lintz, Paul R.
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
716 11, G06F 1750
Patent
active
060648066
ABSTRACT:
A system and method is disclosed for converting a polygon-based layout in an integrated circuit to an object-based layout. In one aspect of the invention, a user-definable element set allows a user to program element types that are to be recognized. A candidate element type is chosen for recognition. A seed layer corresponding to the current element type is derived from the polygon-based view. The seed layer includes seed shapes. At least one of the seed shapes is analyzed to obtain its defining attributes. The attributes are used to configure a candidate element, which is an element type from the user-definable element set. The geometries of the candidate element are compared to corresponding geometries in a support view. If the geometries of the layers of the candidate element are entirely contained within the geometries on the respective layers of the support view, then the candidate element is considered recognized. The candidate element is then added to a recognized view. This process continues for substantially all of the seed shapes in the seed layer. Other candidate elements may then be used to further convert the polygon-based view to the object-based view.
REFERENCES:
patent: 4613941 (1986-09-01), Smith et al.
patent: 5299139 (1994-03-01), Baisuck et al.
patent: 5416722 (1995-05-01), Edwards
patent: 5515293 (1996-05-01), Edwards
patent: 5610832 (1997-03-01), Wikle et al.
patent: 5612893 (1997-03-01), Hao et al.
patent: 5618744 (1997-04-01), Suzuki et al.
patent: 5621653 (1997-04-01), Yuzawa
patent: 5625568 (1997-04-01), Edwards et al.
patent: 5636125 (1997-06-01), Rostoker et al.
patent: 5689433 (1997-11-01), Edwards
patent: 5764530 (1998-06-01), Yokomaku
patent: 5828580 (1998-10-01), Ho
Jennings ("ICDS: a symbolic layout and mask verification system for VLSI", IEEE Proceedings of the 1980 Custom Integrated Circuits Conference, Jan. 01, 1980, pp. 101-102).
Moon et al. ("Circuit and Symbolic Extraction from VLSI Layouts of Arbitrary Shape", Journal of the Korean Institute of Telematics and Electronics, vol. 294, No. 1, pp. 48-59, Jan. 01, 1992).
Weste ("Mulga--An Interactive Symbolic Layout System for the Design of Integrated Circuits", The Bell System Technical Journal, vol. 60, No. 6, Jul. 1981, pp. 823-857).
Posluszny ("SLS: An Advanced Symbolic Layout System for Bipolar and FET Design", IEEE Transactions on Computer-Aided Design, vol. CAD-5, No. 4, Oct. 1986, pp. 450-458).
U.S. application No. 08/943,666 having a title System and Method for Converting Polygon-Based Wires of an Integrated Circuit Design to Path-Based Wires, filed Oct. 3, 1997.
Lin et al., "A Circuit Disassembly Technique for Synthesizing Symbolic Layouts from Mask Descriptions," IEEE Transactions on Computer-Aided Design, 9:9, 959-969 (Sep. 1990).
Sawada, "A Hierarchical Circuit Extractor Based on New Cell Overlap Analysis," IEEE, pp. 240-243 (1990).
Eesley Richard Albert
Lakos John Stuart
Lintz Paul R.
Mentor Graphics Corporation
Siek Vuthe
LandOfFree
System and method for converting a polygon-based layout of an in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for converting a polygon-based layout of an in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for converting a polygon-based layout of an in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-266207