System and method for controlling a peripheral bus clock signal

Details System and method for controlling a peripheral bus clock signal System and method for controlling a peripheral bus clock signal

1996-06-04

1997-05-06

Kriess, Kevin A.

Boots, shoes, and leggings

395556, 395326, 3642731, 3642703, 3642403, 3642304, 3642426, 364DIG2, G06F 1300

Patent

active

056280190

ABSTRACT:
A system and method for controlling a peripheral bus clock signal through a slave device are provided that accommodate a power conservation scheme in which a peripheral bus clock signal may be stopped, for example, by a power management unit or other central resource. Upon system reset, the BIOS boot code reads a configuration register MAXLAT within each alternate bus master. The contents of the configuration register are indicative of how often the particular master may require access to the peripheral bus. Upon reading the MAXLAT field of each master, the system sets a timer in accordance with the MAXLAT value corresponding to the master which requires the most frequent access to the peripheral bus. If the master requiring the peripheral bus most frequently specifies a maximum latency time of, for example, 2 microseconds, the system sets the timer to cycle (or trigger) every one microsecond (i.e., one-half of the specified maximum latency time). Thereafter, if a decision is made by the power management unit to stop the peripheral bus clock, the timer begins cycling. Upon lapse of each microsecond, the timer causes the clock generator to provide at least one clock edge (i.e., a clock one-shot or multi-shot). This ensures that any bus master coupled to the peripheral bus can generate a synchronous bus request signal to obtain mastership of the peripheral bus even though that master is incapable of generating a clock request signal.

REFERENCES:
patent: 4381552 (1983-04-01), Nocilini et al.
patent: 4590553 (1986-05-01), Noda
patent: 4748559 (1988-05-01), Smith et al.
patent: 4841440 (1989-06-01), Yonezu et al.
patent: 5021950 (1991-06-01), Nishikawa et al.
patent: 5150467 (1992-09-01), Hayes et al.
patent: 5167024 (1992-11-01), Smith et al.
patent: 5263172 (1993-11-01), Olnowich
patent: 5339395 (1994-08-01), Pickett et al.
patent: 5341508 (1994-08-01), Keeley et al.
patent: 5361392 (1994-11-01), Fourcroy et al.
patent: 5392422 (1995-02-01), Hoel et al.
patent: 5392437 (1995-02-01), Matter et al.
patent: 5396602 (1995-03-01), Amini et al.
Andrews, Warren, "PCI Promises Solution To Local-Bus Bottleneck", (Aug. 1992), vol. 31, No. 8, pp. 36-40.
Slater, Superset Provides Transparent Power Management, Hardware Features Supported by Architectural Extensions, Microprocessor Report Oct. 31, 1990 V4 N19 p. 12(3).
Dubois et al, ASIC Design Considerations for Power Management in Laptop Computers, Euro ASIC' 91 pp. 348-351.
Gwennap, Intel Adds Low-Power Features to Every i486; More Choices for Notebook Designers, Microprocessor Report Jun. 21, 1993 V7 N8 p. 1(4).

Affiliated with

Also associated with

Rating

System and method for controlling a peripheral bus clock signal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for controlling a peripheral bus clock signal , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for controlling a peripheral bus clock signal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2140396