Data processing: artificial intelligence – Having particular user interface
Reexamination Certificate
2000-12-12
2004-09-21
Starks, Jr., Wilbert L. (Department: 2121)
Data processing: artificial intelligence
Having particular user interface
C717S174000, C717S175000
Reexamination Certificate
active
06795814
ABSTRACT:
FIELD OF THE INVENTION
The present invention generally relates to the field of CMOS assembly and manufacture, and particularly to a system and method for CMOS integration.
BACKGROUND OF THE INVENTION
The production and assembly of products has become increasing more competitive. For example, manufacturers of information handling systems, such as typical computer systems, convergence systems, digital information appliances, Internet appliances, personal digital assistants, and the like, must offer a variety of consumer choices to compete in a modern market. However, the provision of these multiple choices increases the complexity and therefore the cost of the manufacturing process. For instance, a manufacturer must supply a production process for each option, maintain an inventory of parts, manage packaging and shipping, and the like. The management of these diverse tasks may result in great inefficiencies as the overhead is increased with the addition of each option.
Previous methods utilized to address this problem resulted in great bureaucracies and costs. Consumers, selecting from a variety of product options, may arrive at a diverse variety of products. To produce these products, the manufacturer must determine the parts required, determine availability of parts, stock the parts, and derive a production process for actually assembling and producing the product. Each of these tasks required transferring corresponding work orders to various production groups, at which time the work order was received, option located, and then installed. However, the time requirements of operating such a system may be unsuitable in modern operations where inventory must remain low while providing quick assembly.
Specifically relating to the manufacture of computing systems, a desired configuration will comprise assembled hardware components configured to cooperate as a computing system. Specific to each such configuration is the setting of values from the computer system's BIOS or basic input/output system. These values enable the system to recognize and communicate with its assembled hardware components. As is known to those of skill in the art, BIOS values specific to the system configuration are set and stored in what is commonly called CMOS, referring to complementary metal-oxide semiconductor, which is a particular technology permitting the storage of system critical information even when power is removed from the system. While the terms “CMOS” and “CMOS code” will be used to refer to these values throughout this specification, it will be appreciated by those of skill in the art that this term as used herein refers to non-volatile, settable BIOS values generally and is not limited only to complementary metal-oxide semiconductor technology.
The particular CMOS settings of a system depend upon a number of parameters that are determined in turn by the component configuration of the system, including the size and configuration of a hard disk drive, the size and type of random access memory in the system, serial and parallel port addressing in the system, and the like. In circumstances where a number of different component configurations are possible, as is common in build-to-order manufacturing, it becomes necessary to determine and set each system's CMOS settings accordingly. Therefore, it would be desirable to provide an integration system and method for determining and setting CMOS based upon an order for a product having a desired configuration.
SUMMARY OF THE INVENTION
Accordingly, the present invention is directed to a system and method for integration of CMOS. In a first aspect of the present invention, a method of integration of CMOS includes receiving an order for a product having a desired configuration. A CMOS integration method is applied to the desired configuration to generate CMOS code. Upon identification of product for CMOS loading, custom CMOS code is loaded into the specific product. Thus, the product corresponding to the order may be produced having the desired configuration.
In a second aspect of the present invention, a system for integration of CMOS based on a received order includes a receiver for receiving an order coupled to a network, the receiver suitable for receiving an order for a product having a desired configuration. A generator suitable for generating the desired configuration is coupled to the receiver. A CMOS integration process is coupled to the configuration generator, the CMOS integration process includes applying rules for CMOS formation to the configuration to generate CMOS code. When the product for CMOS loading is identified, custom CMOS code is loaded into the product corresponding to the order having a desired configuration.
In a third aspect of the present invention, a system for integrating CMOS with a product based on a received order includes a processor for executing a program of instructions on the system. A memory is coupled to the processor, the memory suitable for storing the program of instructions executable by said processor; wherein the program of instructions configures the system to receive an order for a product having a desired configuration. Rules for CMOS formation are applied to generate CMOS code. The product identified for CMOS loading is then loaded with custom CMOS code so that the product corresponding to the order may be produced having the desired configuration.
It is to be understood that both the forgoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention as claimed. The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate an embodiment of the invention and together with the general description, serve to explain the principles of the invention.
REFERENCES:
patent: 5103498 (1992-04-01), Lanier et al.
patent: 5227614 (1993-07-01), Danielson et al.
patent: 5894571 (1999-04-01), O'Connor
patent: 5963743 (1999-10-01), Amberg et al.
patent: 5991543 (1999-11-01), Amberg et al.
patent: 5995757 (1999-11-01), Amberg et al.
patent: 6038399 (2000-03-01), Fisher et al.
patent: RE37431 (2001-10-01), Lanier et al.
patent: 6298443 (2001-10-01), Colligan et al.
patent: 6347371 (2002-02-01), Beelitz et al.
Cache-based pipeline architecture in the Hitachi H32/200 32-bit microprocessor Nishimukai, T.; Inayoshi, H.; Takagi, K.; Iwasaki, K.; Kawasaki, I.; Hanawa, M.; Okada, T.; Computer Design: VLSI in Computers and Processors, 1988. IEEE, pp. 102-105.*
A 64 b RISC microprocessor for a parallel computer system Kaneko, K.; Okamoto, T.; Nakajima, M.; Nakakura, Y.; Gokita, S.; Nishikawa, J.; Tanikawa, Y.; Kadota, H.; Solid-State Circuits Conference, 1989. IEEE pp. 78-79, 296.*
A 400 MHz, 144 Kb CMOS ROM macro for an IBM S/390-class microprocessor Tuminaro, A.; Computer Design: VLSI in Computers and Processors, 1997. ICC '37. Proceedings., 1997 IEEE International Conference on, Oct. 12-15, 1997 □□pp. 253-255.*
An embedded stack microprocessor for SDH telecommunication applications Stadler, M.; Thalmann, M.; Rower, T.; Felber, N.; Fichtner, W.; Custom Integrated Circuits Conference, 1998., Proceedings of the IEEE 1998, May 11-14, 1998 □□pp. 17-20.*
Generation of m-sequence using Microchip PIC16C84 Rizk, M.R.M.; Eletlety, M.H.; Radio Science Conference, 1998. NRSC '98. Proceedings of the Fifteenth National, Feb. 24-26, 1998 pp. C4/1-C/48.*
An embedded 16-bit microprocessor Young-Ho Cha; Chang-Su Park; Gyeong-Yeon Cho; Hyek-Hwan Choi; ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Conference on, Aug. 28-30, 2000 pp. 335-338.
Gateway Inc.
Holmes Michael B.
Richardson Scott Charles
Starks, Jr. Wilbert L.
Swantz Chad W.
LandOfFree
System and method for CMOS integration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for CMOS integration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for CMOS integration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3206755