Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2008-09-09
2008-09-09
Shah, Kamini (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C324S528000, C324S535000, C324S763010, C324S765010, C703S022000, C703S015000, C703S019000, C712S036000, C714S030000, C714S738000, C714S739000, C714S726000, C714S728000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
10299257
ABSTRACT:
A method and system are disclosed, in a simulation of a design of a digital integrated circuit chip, to limit a number of scan test clocks and chip ports used for testing the chip. Clock domains are identified within the design of the chip that are independent of each other. The independent clock domains are grouped together, within said chip design, to form clock domain groups. A timing analysis is performed on the design of the chip by clocking the clock domain groups each with an independent scan test clock. The scan test clocks originate externally to the design and by-pass, within the chip design, the corresponding internal clocks. Capture mode violations are recorded from the timing analysis and are used to go back and form new clock domain groups, thereby repeating the method until no capture mode violations are generated.
REFERENCES:
patent: 5032783 (1991-07-01), Hwang et al.
patent: 5384533 (1995-01-01), Tokuda et al.
patent: 5828579 (1998-10-01), Beausang
patent: 6106568 (2000-08-01), Beausang et al.
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6539497 (2003-03-01), Swoboda et al.
patent: 6766501 (2004-07-01), Duggirala et al.
patent: 6957403 (2005-10-01), Wang et al.
patent: 2002/0166098 (2002-11-01), Chang et al.
patent: 2002/0171449 (2002-11-01), Shimizu et al.
patent: 2002/0184560 (2002-12-01), Wang et al.
patent: 2002/0188888 (2002-12-01), Rivoir
patent: 2003/0009715 (2003-01-01), Ricchetti et al.
patent: 2003/0023941 (2003-01-01), Wang et al.
patent: 2003/0101331 (2003-05-01), Boylan et al.
patent: 2003/0115564 (2003-06-01), Chang et al.
patent: 2003/0131298 (2003-07-01), Rajski et al.
patent: 2003/0188214 (2003-10-01), Altmayer et al.
patent: 2003/0208350 (2003-11-01), Rich et al.
patent: 2003/0217341 (2003-11-01), Rajsuman et al.
patent: 2004/0193983 (2004-09-01), Whetsel, Jr.
patent: 2005/0114811 (2005-05-01), Schultz
patent: 2005/0125751 (2005-06-01), Miller et al.
patent: 2005/0160331 (2005-07-01), Wilsher
patent: 2005/0204235 (2005-09-01), Kretchmer et al.
patent: 2005/0229123 (2005-10-01), Wang et al.
Broadcom Corporation
Luu Cuong V
McAndrews Held & Malloy Ltd.
Shah Kamini
LandOfFree
System and method for clock domain grouping using data path... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for clock domain grouping using data path..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for clock domain grouping using data path... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3943854