System and method for clock detection with glitch rejection

Details System and method for clock detection with glitch rejection System and method for clock detection with glitch rejection

2008-04-01

2008-04-01

Cox, Cassandra (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By presence or absence pulse detection

C327S048000

Reexamination Certificate

active

11058212

ABSTRACT:
A system and a method are presented for detecting the presence of at least one clock signal of a defined clock frequency applied to at least one input port of an integrated circuit system, wherein the a first number M of clock pulses related to the at least one clock signal within a predefined cycle period is counted and the counted first number M of clock pulses is compared with a reference number. Depending on the result of the comparison the presence of the at least one clock signal is detected or not.

REFERENCES:
patent: 4197502 (1980-04-01), Sumner et al.
patent: 6008655 (1999-12-01), Kuroda

Affiliated with

Also associated with

Rating

System and method for clock detection with glitch rejection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for clock detection with glitch rejection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for clock detection with glitch rejection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3932259