Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2011-03-29
2011-03-29
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S119000, C716S126000
Reexamination Certificate
active
07917877
ABSTRACT:
The present invention provides a system and method for generating circuit schematic that includes extracting connectivity data of a plurality of devices from a netlist, categorizing the plurality of devices into groups, placing Schematic Analog Placement Constraints on all the instances by identifying instances among the groups that match with a circuit template (in-built as well as user-specified), creating a BFS instance tree of tree instances, creating a two terminal device clusters and creating instance attachments. Using the constraints during grid based placement and eventually generated schematic which look like analog schematic.
REFERENCES:
patent: 6980211 (2005-12-01), Lin et al.
patent: 7571411 (2009-08-01), Hentschke et al.
patent: 2005/0107993 (2005-05-01), Cuthbert et al.
patent: 2005/0278670 (2005-12-01), Brooks et al.
patent: 2009/0083689 (2009-03-01), Ringe et al.
patent: 2010/0095262 (2010-04-01), Garg et al.
Arsintescu Bogdan George
Deshpande Devendra Ramakant
Goel Alka
O'Riordan Donald
Singh Balvinder
Cadence Design Systems Inc.
Dimyan Magid Y
Sheppard Mullin Richter & Hampton LLP
Whitmore Stacy A
LandOfFree
System and method for circuit schematic generation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for circuit schematic generation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for circuit schematic generation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2619741