Data processing: measuring – calibrating – or testing – Calibration or correction system – Timing
Reexamination Certificate
2007-07-18
2010-06-01
Barbee, Manuel L (Department: 2857)
Data processing: measuring, calibrating, or testing
Calibration or correction system
Timing
C702S107000, C324S622000
Reexamination Certificate
active
07729874
ABSTRACT:
An HDMI cable carries high speed encoded data which are transmitted differentially over data channels, along with a clock. High-frequency loss and differential skew within a differential signal may be compensated by analog circuits embedded in the cable. These embedded circuits are tuned at production for best performance by observing the quality of the recovered analog signal. The embedded circuits are powered by a combination of power sources, both carried within the cable, and harvested from the high-speed signals themselves. Corresponding method and system for calibrating the cable are also provided.
REFERENCES:
patent: 2002/0143485 (2002-10-01), Chen et al.
patent: 2002/0159548 (2002-10-01), Evans
patent: 2004/0081232 (2004-04-01), Scott
patent: 2004/0161070 (2004-08-01), Yin
patent: 2005/0132087 (2005-06-01), Glinski et al.
patent: 2007/0164802 (2007-07-01), Rea
Long Reach™, www.gennum.com/ip/pdffiles/gs8101.pdf, Product description from Gennum Corporation, p. 1-2, 2006.
HDMI Super Booster, http://www.gefen.com/pdf/EXT-HDMI-141SB.pdf, the manual for the standalone HDMI “super booster” from Gefen Inc., 2006.
http://www.gefen.com/kvm/cables/hdmicables.jsp#hdmisb An advertisement for a cable with an integrated HDMI “super booster” from Gefen Inc., 2006.
Favrat et al, “A High-Efficiency CMOS Voltage Doubler”, IEEE J. Solid State Circuits, vol. 33, No. 3, pp. 410-416, Mar. 1998.
A. Rezayee and K. Martin “A 10-Gb/s Clock Recovery Circuit with Linear Phase Detector and Coupled Two-stage Ring Oscillator”, SSCIRC, Italy, 2002, p. 419-422.
HDMI Specification, www.hdmi.org/manufacturer/specification.asp, version 1.3, Jun. 22, 2006.
TDK Semiconductor Corp., “78P2341JAT E3/DS3/STS-1 LIU with Jitter Attenuator” Aug. 2003,http:/datasheet.digchip.com/471/471-391-0-78P2341JAT.pdf.
Razavi, Behzad “Design of analog CMOS Integrated Circuits”, published by McGraw-Hill, New York, 2001.
Griffin Benjamin
Horan John Martin
Keady Aidan Gerard
Keane John Anthony
Rea Judith Ann
Barbee Manuel L
Donnelly Victoria
IP-MEX Inc.
Redmere Technology Ltd.
LandOfFree
System and method for calibrating a high-speed cable does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for calibrating a high-speed cable, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for calibrating a high-speed cable will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4179684