Patent
1995-08-24
1999-02-16
Donaghue, Larry D.
39580029, 3958003, 39580042, G06F 1300
Patent
active
058729925
ABSTRACT:
A bus interface unit within a processor ensures a delay period after the occurrence of a read operation to avoid bus contention on a multiplexed bus, When there is a requirement for a back-to-back read or write operation subsequent to the read bus cycle on a multiplexed bus it is important to allow devices, such as memory, sufficient time to reset after transmission of data. To avoid the bus contention problem that occurs after a read bus cycle, i.e, prevent a next address on the bus until the bus is in a tri-state condition, one embodiment inserts idle clock cycles subsequent to a read but not subsequent to a write, The present invention avoids bus contention on a multiplexed bus while providing flexibility in interfacing with a variety of memory devices, and providing a flexible processor design.
REFERENCES:
patent: 3737637 (1973-06-01), Frankeny et al.
patent: 4050096 (1977-09-01), Bennett et al.
patent: 4779089 (1988-10-01), Thues et al.
patent: 4788660 (1988-11-01), Arizono
patent: 4816996 (1989-03-01), Hill et al.
patent: 4884234 (1989-11-01), Keys et al.
patent: 4958277 (1990-09-01), Hill et al.
patent: 4992956 (1991-02-01), Kaku et al.
patent: 5151986 (1992-09-01), Langan et al.
patent: 5179706 (1993-01-01), Swanson et al.
patent: 5261073 (1993-11-01), Mann
patent: 5392436 (1995-02-01), James et al.
patent: 5448703 (1995-09-01), Amini et al.
Motorola MC68332 User's Manual, 4.3 "Chip-Select Submodule", published 1990, pp. 4-27 thru 4-46.
Menard David M.
Tietjen Donald L.
Donaghue Larry D.
Motorola Inc.
Nguyen Dzung C.
LandOfFree
System and method for avoiding bus contention on a multiplexed b does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for avoiding bus contention on a multiplexed b, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for avoiding bus contention on a multiplexed b will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2071102