System and method for automatically updating the memory map...

Details System and method for automatically updating the memory map... System and method for automatically updating the memory map...

2008-05-27

2008-05-27

Vincent, David (Department: 2121)

Data processing: generic control systems or specific application

Generic control system, apparatus or process

Optimization or adaptive control

C709S246000, C709S249000, C709S252000, C703S003000

Reexamination Certificate

active

11338922

ABSTRACT:
System and method for automatically updating a memory map coupled to or included in a programmable logic controller (PLC). A PLC may automatically detect at least one programmable hardware element (PHE) coupled to the PLC. The PHE may provide a customizable interface, i.e., input and output (I/O) interface, between one or more devices and the PLC. The devices may include one or more measurement, data acquisition, signal generation, automation, motion control, and/or analysis device(s), among others. The PHE may perform one or more functions on the data transmitted between the device(s) and the PLC. One or more of the PHEs and/or device(s) may be local or remote to the PLC. The PLC may automatically update the memory map based on a hardware I/O interface of the at least one programmable hardware element, where the memory map facilitates communications between programs executing on the PLC and the programmable hardware element.

REFERENCES:
patent: 4566061 (1986-01-01), Ogden et al.
patent: 4908746 (1990-03-01), Vaughn
patent: 5127090 (1992-06-01), Ruehle et al.
patent: 5230061 (1993-07-01), Welch
patent: 5247682 (1993-09-01), Kondou et al.
patent: 5392252 (1995-02-01), Rimpo et al.
patent: 5442306 (1995-08-01), Woo
patent: 5481741 (1996-01-01), McKaskle et al.
patent: 5586259 (1996-12-01), Kabe
patent: 5594917 (1997-01-01), Palermo et al.
patent: 5765000 (1998-06-01), Mitchell et al.
patent: 5919250 (1999-07-01), Shimokawa
patent: 5941305 (1999-08-01), Thrasher et al.
patent: 5963726 (1999-10-01), Rust et al.
patent: 5978593 (1999-11-01), Sexton
patent: 6138174 (2000-10-01), Keeley
patent: 6526462 (2003-02-01), Elabd
patent: 6629165 (2003-09-01), Seki et al.
patent: 6631301 (2003-10-01), Focke et al.
patent: 6658564 (2003-12-01), Smith et al.
patent: 6779048 (2004-08-01), Seki et al.
patent: 6853867 (2005-02-01), Klindt et al.
patent: 7003733 (2006-02-01), Duemler
patent: 7058693 (2006-06-01), Baker, Jr.
patent: 7062335 (2006-06-01), Klindt et al.
patent: 2002/0133240 (2002-09-01), Nagao et al.
patent: 2004/077182 (2004-09-01), None
http://en.wikipedia.org/wiki/Programmable—logic—controller.
http://en.wikipedia.org/wiki/FPGA.
“Simatic FM 352-5 High-speed Boolean Processor User Manual”; Edition Apr. 2003; 246 pages; Siemens Energy & Automation Inc.; Alpharetta GA.
U.S. Appl. No. 11/329,788 titled “Programmatic control of tasks in a programmable logic controller” filed Jan. 10, 2006, whose inventor is Sundeep Chandhoke.
U.S. Appl. No. 11/329,770 titled “Control of tasks in a programmable logic controller” filed Jan. 10, 2006, whose inventor is Sundeep Chandhoke.
International Search Report and Written Opinion for International application No. PCT/US2007/060761, mailed May 23, 2007.

Affiliated with

Also associated with

Rating

System and method for automatically updating the memory map... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for automatically updating the memory map..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for automatically updating the memory map... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3946123